• Title/Summary/Keyword: Electronic Hardware

Search Result 1,037, Processing Time 0.022 seconds

Comparison of Artificial Neural Networks for Low-Power ECG-Classification System

  • Rana, Amrita;Kim, Kyung Ki
    • Journal of Sensor Science and Technology
    • /
    • v.29 no.1
    • /
    • pp.19-26
    • /
    • 2020
  • Electrocardiogram (ECG) classification has become an essential task of modern day wearable devices, and can be used to detect cardiovascular diseases. State-of-the-art Artificial Intelligence (AI)-based ECG classifiers have been designed using various artificial neural networks (ANNs). Despite their high accuracy, ANNs require significant computational resources and power. Herein, three different ANNs have been compared: multilayer perceptron (MLP), convolutional neural network (CNN), and spiking neural network (SNN) only for the ECG classification. The ANN model has been developed in Python and Theano, trained on a central processing unit (CPU) platform, and deployed on a PYNQ-Z2 FPGA board to validate the model using a Jupyter notebook. Meanwhile, the hardware accelerator is designed with Overlay, which is a hardware library on PYNQ. For classification, the MIT-BIH dataset obtained from the Physionet library is used. The resulting ANN system can accurately classify four ECG types: normal, atrial premature contraction, left bundle branch block, and premature ventricular contraction. The performance of the ECG classifier models is evaluated based on accuracy and power. Among the three AI algorithms, the SNN requires the lowest power consumption of 0.226 W on-chip, followed by MLP (1.677 W), and CNN (2.266 W). However, the highest accuracy is achieved by the CNN (95%), followed by MLP (76%) and SNN (90%).

Development of Educational Robot Platform Based on Omni-directional Mobile Mechanism (전방향 이동 메커니즘 기반의 교육용 로봇 플랫폼 개발)

  • Chu, Baeksuk;Sung, Young Whee
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.30 no.11
    • /
    • pp.1161-1169
    • /
    • 2013
  • In this paper an omni-directional mobile robot is suggested for educational robot platform. Comparing to other robots, a mobile robot can be easily designed and manufactured due to its simple geometric structure. Moreover, since it is required to have low DOF motion on planar space, fabrication of control system is also simple. In this research, omni-directional wheels were adopted to remove the non-holonomic characteristic of conventional wheels and facilitate control system design. Firstly, geometric structure of a Mecanum wheel which is a most frequently used omni-directional wheel was demonstrated. Then, the organization of the mobile platform was suggested in aspects of mechanism manufacturing and electronic hardware design. Finally, a methodology of control system development was introduced for educational purpose. Due to an intuitive motion generating ability, simple hardware composition, and convenient control algorithm applicability, the omni-directional mobile robot suggested in this research is expected to be a promising educational platform.

Development of HILS System for Performance Analysis of the ABS ECU for Commercial Vehicles (상용차용 ABS ECU의 성능분석을 위한 HILS 시스템 개발)

  • 황돈하;이기창;전정우;김용주;조정목;조중선
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.8 no.10
    • /
    • pp.898-906
    • /
    • 2002
  • Antilock Brake System (ABS) is designed to prevent wheels from being locked-up under emergency braking of a vehicle. Therefore it improves directional stability of the vehicle, shortens stopping distance, and enhances maneuvering during braking, regardless of road conditions. Hardware In-the-Loop Simulation (HILS) is an effective tool for design Performance evaluation and test of vehicle subsystems such as ABS, active suspension, and steering systems. This paper describes a HILS model for ABS/ ASR(Acceleration Slip Regulation) system applications. A fourteen degrees-of-freedom vehicle dynamics model is simulated in an alpha-chip processor board. The proposed HILS system is tested with a basic ABS control algorithm. The design and implementation of HILS system for the ABS ECU(Electronic Control Unit) development of commercial vehicle are presented. The results show that the proposed HILS system can be used to test the performance, stability, and reliability of a vehicle under braking.

Voice Dialing System using Speaker Dependent Recognition for Korean Digit Speech (화자 종속 한국어 숫자음 음성 인식 다이얼링 시스템)

  • Park, Kee-Young;Shin, You-Shik;Kim, Chong-Kyo
    • Journal of the Korean Institute of Telematics and Electronics T
    • /
    • v.36T no.2
    • /
    • pp.56-62
    • /
    • 1999
  • This paper described a voice dialing system(VDS) and its hardware implementation for a speaker-dependent recognition of Korean digit speech using duty cycle. The proposed VDS consist of integrator, leveling divider circuit and recognition program. The analog speech signal is applied to the VDS through the low-pass filter cutoff frequency is 4.5(kHz). It is thoroughly confirmed that the speaker-dependent recognition of Korean digit speech is well behaved by the hardware system. Experimental results show that the recognition rate is 64% in average for Korean digit speech. Moreover, a high recognition rate of 100% is obtained for digits; /4/, /5/, /6/, /7/, /9/, /0/.

  • PDF

A Study on Educational Contents of Hybrid Electric Vehicle Using Real Time Monitoring System (실시간 모니터링 시스템을 이용한 하이브리드 자동차 교육용 콘텐츠에 관한 연구)

  • Baek, Soo-Whang
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.13 no.2
    • /
    • pp.443-448
    • /
    • 2018
  • Recently, Hybrid Electric Vehicle(: HEV) is in the spotlight to global warming caused by carbon dioxide and emission reduction. HEV consists of a combination of mechanical engine and electric motor system. The flow of energy required to drive a HEV depends on the driving conditions of the vehicle. In this paper, we study the contents of HEV education using real-time monitoring system. A real-time monitoring system consisting of hardware and virtual programs is used to simulate the overall operation of a HEV through simulations according to driving conditions and to explain how to learn through hardware.

FPGA Implementation of ARIA Encryption/Decrytion Core Supporting Four Modes of Operation (4가지 운영모드를 지원하는 ARIA 암호/복호 코어의 FPGA 구현)

  • Kim, Dong-Hyeon;Shin, Kyung-Wook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2012.10a
    • /
    • pp.237-240
    • /
    • 2012
  • This paper describes an implementation of ARIA crypto algorithm which is a KS (Korea Standards) block cipher algorithm. The ARIA crypto-core supports three master key lengths of 128/192/256-bit specified in the standard and the four modes of operation including ECB, CBC, CTR and OFB. To reduce hardware complexity, a hardware sharing is employed, which shares round function in encryption/decryption module with key initialization module. The ARIA crypto-core is verified by FPGA implementation, the estimated throughput is about 1.07 Gbps at 167 MHz.

  • PDF

Design and Implementation of a Low Power Chip with Robust Physical Unclonable Functions on Sensor Systems (센서 시스템에서의 고신뢰 물리적 복제방지 기능의 저전력 칩 설계 및 구현)

  • Choi, Jae-min;Kim, Kyung Ki
    • Journal of Sensor Science and Technology
    • /
    • v.27 no.1
    • /
    • pp.59-63
    • /
    • 2018
  • Among Internet of things (IoT) applications, the most demanding requirements for the widespread realization of many IoT visions are security and low power. In terms of security, IoT applications include tasks that are rarely addressed before such as secure computation, trusted sensing, and communication, privacy, and so on. These tasks ask for new and better techniques for the protection of data, software, and hardware. An integral part of hardware cryptographic primitives are secret keys and unique IDs. Physical Unclonable Functions(PUF) are a unique class of circuits that leverage the inherent variations in manufacturing process to create unique, unclonable IDs and secret keys. In this paper, we propose a low power Arbiter PUF circuit with low error rate and high reliability compared with conventional arbiter PUFs. The proposed PUF utilizes a power gating structure to save the power consumption in sleep mode, and uses a razor flip-flop to increase reliability. PUF has been designed and implemented using a FPGA and a ASIC chip (a 0.35 um technology). Experimental results show that our proposed PUF solves the metastability problem and reduce the power consumption of PUF compared to the conventional Arbiter PUF. It is expected that the proposed PUF can be used in systems required low power consumption and high reliability such as low power encryption processors and low power biomedical systems.

Motion Estimation Algorithm to Guarantee Hard Realtime Operation (경성 실시간 동작을 보장하는 움직임 추정 알고리즘)

  • Yang, Hyeon-Cheol;Lee, Seongsoo
    • Journal of IKEEE
    • /
    • v.17 no.1
    • /
    • pp.36-43
    • /
    • 2013
  • This paper proposes a motion estimation algorithm with run-time adaptive workload control. It has optimized performance within limited hardware resources while guaranteeing hard realtime operation. It performs maximum searches within hard realtime constraints, since it determines search steps and workload adaptively. It reduces the hardware size to 1/4~1/400 of conventional algorithms, while its PSNR degradation is only 0.02~0.44 dB. It can be easily applied to most conventional fast algorithms, so it is useful to design realtime encoder chips.

Market Trends of Public Display System and Role of ESL Device (퍼블릭 표시장치의 시장동향 및 ESL 소자의 역할)

  • Kim, Young-Cho
    • Journal of the Korean Society of Industry Convergence
    • /
    • v.25 no.6_2
    • /
    • pp.1029-1036
    • /
    • 2022
  • The traditional outdoor advertising market has been stagnant recently, but the digital advertising market has been steadily increasing, and the digital signage market has been expanding despite the recent corona pandemic. However, in terms of hardware, new displays are required due to excessive power consumption, lack of visibility in sunlight, and continuous operating expenses. Since the e-paper display does not require a light emitting device therein, it is advantageous to solve above problems. In addition, it has the advantage of consuming power only when converting an image due to bistability, so it is suitable as hardware that implements images rather than moving pictures. Currently, one of the most successful examples of commercializing e-paper displays is ESL devices. According to a recent market study, the market for large-sized panels larger than 10 inches has grown at an annual rate of 21.6%, and the market is expected to exceed 30% by 2026. It is judged that it will be relatively easy to apply the roll-to-roll technology, which is currently developing the technology applied to OLED, to the e-paper display. Therefore, mass production technology and market expansion for ESL panel enlargement are expected, and a new market is also expected to be formed at the same time. New markets will be traffic signs, public displays, billboards, façades, kiosks, digital signage, and so on.

A ROI Image Encryption Algorithm Based on Cellular Automata in Real-Time Data Transmission Environment (실시간 데이터 전송 환경에서의 셀룰러 오토마타 기반의 ROI 이미지 암호 알고리즘)

  • Un-Sook Choi
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.18 no.6
    • /
    • pp.1117-1124
    • /
    • 2023
  • The security of information, including image content, is an essential part of today's communications technology and is critical to secure transmission. In this paper, a new ROI-based image encryption algorithm is proposed that can quickly encrypt images with a security level suitable for environments that require real-time data transmission for images containing sensitive information such as ID cards. The proposed algorithm is based on one dimensional 5-neighbor cellular automata, which can be implemented in hardware and performed hardware-friendly operations. Various experiments and analyses are performed to verify whether the proposed encryption algorithm is safe from various brute-force attacks.