• Title/Summary/Keyword: Electrical Stressed Effects

Search Result 15, Processing Time 0.116 seconds

Effects of Electrical Stress on Polysilicon TFTs with Hydrogen passivation (다결정 실리콘 박막 트랜지스터의 수소화에 따른 전기적 스트레스의 영향)

  • Hwang, Seong-Soo;Hwang, Han-Wook;Kim, Dong-Jin;Kim, Yong-Sang
    • Proceedings of the KIEE Conference
    • /
    • 1998.07d
    • /
    • pp.1315-1317
    • /
    • 1998
  • We have investigated the effects of electrical stress on poly-Si TFTs with different hydrogen passivation conditions. The amounts of threshold voltage shift of hydrogen passivated poly-Si TFTs are much larger than those of as-fabricated devices both under the gate bias stressing and under the gate and drain bias stressing. Also, we have quantitatively analized the degradation phenomena using by analytical method. we have suggested that the electron trapping in the gate dielectric is the dominant degradation mechanism in only gate bias stressed poly-Si TFT while the creation of defects in the poly-Si is prevalent in gate and drain bias stressed device.

  • PDF

Effects of Electrical Stress on Hydrogen Passivated Polysilicon Thin Film Transistors (다결정 실리콘 박막 트랜지스터에서의 수소화에 따른 전기적 스트레스의 영향)

  • Kim, Yong-Sang;Choi, Man-Seob
    • Proceedings of the KIEE Conference
    • /
    • 1996.07c
    • /
    • pp.1502-1504
    • /
    • 1996
  • The effects of electrical stress in hydrogen passivated and as-fabricated poly-Si TFT's are investigated. It is observed that the charge trapping in the gate dielectric is the dominant degradation mechanism in poly-Si TFT's which has been stressed by the gate bias alone while the creation of defects in the poly-Si film is prevalent in gate and drain bias stressed devices. The degradation due to the gate bias stress is dramatically reduced with hydrogenation time while the degradation due to the gate and drain bias stress is increased a little. From the experimental results, it is considered that hydrogenation suppress the charge trapping at gate dielectrics as well as improve the characteristics of poly-Si TFT's.

  • PDF

Shearing and Electro-optical Properties of Stressed Cholesteric Liquid Crystal Cells

  • Lee, Jung-Min;Kang, Dae-Seung
    • Journal of Information Display
    • /
    • v.11 no.2
    • /
    • pp.91-93
    • /
    • 2010
  • The shearing effects on the electro-optical properties of a stressed cholesteric liquid crystal were investigated. A photopolymer was dispersed in the cholesteric liquid crystal cell. By carefully choosing the mixing ratio between the liquid crystal and the photoreactive monomer, and by applying suitable mechanical shearing on the substrates, a cholesteric liquid crystal display with a low threshold voltage and no alignment layer was demonstrated.

Effects of Electrical Stress on Polysilicon TFTs with Hydrogen Passivation (다결정 실리콘 박막 트랜지스터의 수소화에 따른 전기적 스트레스의 영향)

  • Hwang, Seong-Su;Hwang, Han-Uk;Kim, Yong-Sang
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.48 no.5
    • /
    • pp.367-372
    • /
    • 1999
  • We have investigated the effects of electrical stress on poly-Si TFTs with different hydrogen passivation conditions. The amounts of threshod voltage shift of hydrogen passivated poly-Si TFTs are much larger than those of as-fabricated devices both under the gate only and the gate and drain bias stressing. Also, we have quantitatively analyzed the degradation phenomena by analytical method. We have suggested that the electron trapping in the gate dielectric is the dominant degradation mechanism in only gate bias stressed poly-Si TFT while the creation of defects in the channel region and $poly-Si/SiO_2$ interface is prevalent in gate and drain bias stressed device.

  • PDF

Electrical Stress in High Permittivity TiO2 Gate Dielectric MOSFETs

  • Kim, Hyeon-Seag;S. A. Campbell;D. C. Gilmer
    • Electrical & Electronic Materials
    • /
    • v.11 no.10
    • /
    • pp.94-99
    • /
    • 1998
  • Suitable replacement materials for ultrathin SiO2 in deeply scaled MOSFETs such as lattice polarizable films, which have much higherpermittivities than SiO2, have bandgaps of only 3.0 to 4.0 eV. Due to these small bandgaps, the reliability of these films as a gate insulator is a serious concern. Ramped voltage, time dependent dielectric breakdown, and hot carrier effect measurements were done on 190 layers of TiO2 which were deposited through the metal-organic chemical vapor deposition of titanium tetrakis-isopropoxide (TTIP). Measurements of the high and low frequency capacitance indicate that virtually no interface state are created during constant current injection stress. The increase in leakage upon electrical stress suggests that uncharged, near-interface states may be created in the TiO2 film near the SiO2 interfacial layer that allow a tunneling current component at low bias.

  • PDF

A Study on the Flashover along the Spacer Surface SF6-N2 Gas Mixtures Stressed by D.C (SF6및 SF6-N2 가스 중에서 직류전동에 \ulcorner나 스페이서 연면간락에 관한 연구)

  • 김정달;정재길;이동인
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.36 no.11
    • /
    • pp.796-805
    • /
    • 1987
  • The flashover voltages have been investigated for spacer and unbridged-gap in SF6-N2 gas mixtures up to the value of 760(torr. cm), The gap was stressed by DC source The results obtained are as follows` 1) The flashover voltages for an unbridged gap and for a spacer in SF6, N2 and SF6-N2 gas mixtures follow the Paschen's curve. 2) The polarity effects was not observed in both unbridged gap and a spacer which had per ect contact with an electrode. The flashover voltages for negative polatity are lower than those for positive polarity in case of imperfect contact. 3) 3%flashover voltage is decreased by putting a spacer which had perfect contact with an electrode. The spacer which has a gap void shows the lowest flashover voltage. 4) The lowest spacer efficiency was obtained with higher gas pressure & large amount of N2 content. The flashover voltages depend on the gas pressure rather than the spacer efficienty at low value of pd. 5) The flashover voltages of gas mixtures of N2 with SF6 are relatively high, even though the amount of SF6 gas content is small.

  • PDF

The Effects of Glucagon-like Peptide-2 on the Tight Junction and Barrier Function in IPEC-J2 Cells through Phosphatidylinositol 3-kinase-Protein Kinase B-Mammalian Target of Rapamycin Signaling Pathway

  • Yu, Changsong;Jia, Gang;Deng, Qiuhong;Zhao, Hua;Chen, Xiaoling;Liu, Guangmang;Wang, Kangning
    • Asian-Australasian Journal of Animal Sciences
    • /
    • v.29 no.5
    • /
    • pp.731-738
    • /
    • 2016
  • Glucagon-like peptide-2 (GLP-2) is important for intestinal barrier function and regulation of tight junction (TJ) proteins, but the intracellular mechanisms of action remain undefined. The purpose of this research was to determine the protective effect of GLP-2 mediated TJ and transepithelial electrical resistance (TER) in lipopolysaccharide (LPS) stressed IPEC-J2 cells and to test the hypothesis that GLP-2 regulate TJ and TER through the phosphatidylinositol 3-kinase (PI3K)-protein kinase B (Akt)-mammalian target of rapamycin (mTOR) signaling pathway in IPEC-J2 cells. Wortmannin and LY294002 are specific inhibitors of PI3K. The results showed that $100{\mu}g/mL$ LPS stress decreased TER and TJ proteins occludin, claudin-1 and zonula occludens protein 1 (ZO-1) mRNA, proteins expressions (p<0.01) respectively. GLP-2 (100 nmol/L) promote TER and TJ proteins occludin, claudin-1, and zo-1 mRNA, proteins expressions in LPS stressed and normal IPEC-J2 cells (p<0.01) respectively. In normal cells, both wortmannin and LY294002, PI3K inhibitors, prevented the mRNA and protein expressions of Akt and mTOR increase induced by GLP-2 (p<0.01) following with the significant decreasing of occludin, claudin-1, ZO-1 mRNA and proteins expressions and TER (p<0.01). In conclusion, these results indicated that GLP-2 can promote TJ's expression and TER in LPS stressed and normal IPEC-J2 cells and GLP-2 could regulate TJ and TER through the PI3K/Akt/mTOR pathway.

A Study on Implementation of Real-time EtherCAT Master (실시간 EtherCAT 마스터 구현에 관한 연구)

  • Kang, Sung Jin
    • Journal of the Semiconductor & Display Technology
    • /
    • v.20 no.2
    • /
    • pp.131-136
    • /
    • 2021
  • EtherCAT is an Ethernet-based fieldbus system standardized in IEC 61158 and SEMI, and widely used in the fields of factory automation, semiconductor equipment and robotics. In this paper, a real-time EtherCAT master is implemented on Linux operating systems and its performances are evaluated. To enhance the real-time capability of mainline Linux kernel, Xenomai is applied as a real-time framework and an open source EtherCAT master stack, Simple Open EtherCAT Master (SOEM), is installed on it. Unlike other studies, the real-time performance of the EtherCAT master is evaluated at the output of the network interface card, so that the evaluation results include all possible effects from the EtherCAT master system. The implemented EtherCAT master can send and receive packets up to 20KHz control frequency with low jitter, even in stressed condition.

Joule Heating Effects and Initial Resistance in Electromigration Test (EM시험에서의 Joule Heating 영향 및 초기저항값)

  • Ju, Cheol-Won;Gang, Hyeong-Gon;Han, Byeong-Seong
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.48 no.6
    • /
    • pp.436-441
    • /
    • 1999
  • Joule heating effect in EM(Electromigration) test were performed on a bend test structure. EM test is done under high current densities(1.0-2.5MA/cm2), which leads to joule heating. Since joule heating is added to the controlled oven(stress) temperature, themetal line temperature is higher than the stress temperature. The increase in the stress temperature due to joule heating is important because EM phenomena and metal line failure are related to the stress temperature. In this paper, metal line was stressed with a current density of 1.0 MA/$cm^2$, 1.5MA/$cm^2$, 2.0MA/$cm^2$, 2.5MA/$cm^2$, for 1200 sec and temperature increase due to joule heating was less than $10^{\circ}C$. Also it took 30 minutes for the metal line to equalized with oven temperature. Recommendations are given for the EM test to determine the initial resistance of EM test structure under stress temperature and current density.

  • PDF

The Fabrication of Four-Terminal Poly-Si TFTs with Buried Channel (Buried Channel 4단자 Poly-Si TFTs 제작)

  • Jeong, Sang-Hun;Park, Cheol-Min;Yu, Jun-Seok;Choe, Hyeong-Bae;Han, Min-Gu
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.48 no.12
    • /
    • pp.761-767
    • /
    • 1999
  • Poly-Si TFTs(polycrystalline silicon thin film transistors) fabricated on a low cost glass substrate have attracted a considerable amount of attention for pixel elements and peripheral driving circuits in AMLCS(active matrix liquid crystal display). In order to apply poly-Si TFTs for high resolution AMLCD, a high operating frequency and reliable circuit performances are desired. A new poly-Si TFT with CLBT(counter doped lateral body terminal) is proposed and fabricated to suppress kink effects and to improve the device stability. And this proposed device with BC(buried channel) is fabricated to increase ON-current and operating frequency. Although the troublesome LDD structure is not used in the proposed device, a low OFF-current is successfully obtained by removing the minority carrier through the CLBT. We have measured the dynamic properties of the poly-Si TFT device and its circuit. The reliability of the TFTs and their circuits after AC stress are also discussed in our paper. Our experimental results show that the BC enables the device to have high mobility and switching frequency (33MHz at $V_{DD}$ = 15 V). The minority carrier elimination of the CLBT suppresses kink effects and makes for superb dynamic reliability of the CMOS circuit. We have analyzed the mechanism in order to see why the ring oscillators do not operate by analyzing AC stressed device characteristics.

  • PDF