• 제목/요약/키워드: Duty cycle range

검색결과 96건 처리시간 0.037초

A 0.5-2.0 GHz Dual-Loop SAR-controlled Duty-Cycle Corrector Using a Mixed Search Algorithm

  • Han, Sangwoo;Kim, Jongsun
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제13권2호
    • /
    • pp.152-156
    • /
    • 2013
  • This paper presents a fast-lock dual-loop successive approximation register-controlled duty-cycle corrector (SARDCC) circuit using a mixed (binary+sequential) search algorithm. A wider duty-cycle correction range, higher operating frequency, and higher duty-cycle correction accuracy have been achieved by utilizing the dual-loop architecture and the binary search SAR that achieves the fast duty-cycle correcting property. By transforming the binary search SAR into a sequential search counter after the first DCC lock-in, the proposed dual-loop SARDCC keeps the closed-loop characteristic and tracks variations in process, voltage, and temperature (PVT). The measured duty cycle error is less than ${\pm}0.86%$ for a wide input duty-cycle range of 15-85 % over a wide frequency range of 0.5-2.0 GHz. The proposed dual-loop SARDCC is fabricated in a 0.18-${\mu}m$, 1.8-V CMOS process and occupies an active area of $0.075mm^2$.

Two-Phase Hybrid Forward Convertor with Series-Parallel Auto-Regulated Transformer Windings and a Common Output Inductor

  • Wu, Xinke;Chen, Hui
    • Journal of Power Electronics
    • /
    • 제13권5호
    • /
    • pp.757-765
    • /
    • 2013
  • For conventional interleaved two-phase forward converters with a common output inductor, the maximum duty cycle is 0.5, which limits the voltage range and increases the difficulty of the transformer's optimization. A new two-phase hybrid forward converter with series-parallel auto-regulated transformer windings is presented in this paper. With interleaved control signals for the two phases, the secondary windings of the transformers can work in series when the duty cycle is larger than 0.5, and they can work in parallel when duty cycle is lower than 0.5. Therefore, the maximum duty cycle is extended and the turns ratio of the transformer can be optimized. Duty cycle dependent auto-regulated windings result in the steady states of the converter being different in different duty cycle ranges (D>0.5 and D<0.5). Fortunately, the steady state gains of the proposed hybrid converter are identical at different duty cycle ranges, which means a stepless shift between two states. A prototype is built to verify the theoretical analysis. A conventional control loop is compatible for the whole input voltage range and load range thanks to the stepless shifting between the different duty cycle ranges.

고속 SoC를 위한 클락 듀티 보정회로의 설계 (Design of clock duty-cycle correction circuits for high-speed SoCs)

  • 한상우;김종선
    • 한국산업정보학회논문지
    • /
    • 제18권5호
    • /
    • pp.51-58
    • /
    • 2013
  • 본 논문에서는 고속 SoC 설계시 필요한 클록킹 회로의 핵심 소자인 클록 듀티 보정회로 (Duty-Cycle Corrector: DCC)를 소개한다. 종래의 아날로그 피드백 DCC와 디지털 피드백 DCC의 구조와 동작에 대해 비교 분석한다. 듀티-보정 레인지의 확장과 동작 주파수 및 듀티-보정 정확도의 향상을 위해 아날로그와 디지털 DCC의 장점을 결합한 새로운 혼성-모드 피드백 DCC를 소개한다. 특히, 혼성-모드 DCC의 핵심 구성 회로인 듀티-앰프 (Duty-Cycle Amplifier: DCA)의 구조와 설계에 대해 자세히 소개한다. 싱글-스테이지 DCA와 투-스테이지 DCA 기반의 두 개의 혼성-모드 DCC가 각각 0.18-${\mu}m$ CMOS 공정으로 설계되었고, 투-스테이지 DCA기반 DCC가 더 넓은 듀티-보정 레인지와 더 적은 듀티-보정 에러를 갖고 있음을 증명하였다.

코오스와 파인 조정을 위한 다이나믹 주파수 스케일링 기법을 사용하는 CMOS 듀티 사이클 보정 회로 (A CMOS Duty Cycle Corrector Using Dynamic Frequency Scaling for Coarse and Fine Tuning Adjustment)

  • 한상우;김종선
    • 전자공학회논문지
    • /
    • 제49권10호
    • /
    • pp.142-147
    • /
    • 2012
  • 본 논문에서는 다이나믹 주파수 스케일링 (DFS) 카운터를 사용하여 코오스, 파인 조정 기능을 갖는 CMOS 듀티 사이클 보정회로를 제시한다. DFS 카운터는 디지털-아날로그 컨버터의 비트 스위칭 글리치를 감소시키기 때문에 제안하는 CMOS 듀티 사이클 보정회로의 듀티 보정 범위를 증가시키고 지터 특성을 개선한다. 제안하는 회로는 0.18-${\mu}m$ CMOS 공정을 이용하여 설계되었다. 0.5-1.5GHz의 넓은 동작 주파수와 25-75%의 넓은 듀티 사이클 보정 범위 내에서 측정된 최대 출력 듀티 사이클 에러는 ${\pm}1.1%$이다.

신경회로망을 이용한 에어컨의 가변주기제어 방법론 개발 (Development of Variable Duty Cycle Control Method for Air Conditioner using Artificial Neural Networks)

  • 김형중;두석배;신중린;박종배
    • 대한전기학회논문지:전력기술부문A
    • /
    • 제55권10호
    • /
    • pp.399-409
    • /
    • 2006
  • This paper presents a novel method for satisfying the thermal comfort of indoor environment and reducing the summer peak demand power by minimizing the power consumption for an Air-conditioner within a space. Korea Electric Power Corporation (KEPCO) use the fixed duty cycle control method regardless of the indoor thermal environment. However, this method has disadvantages that energy saving depends on the set-point value of the Air-Conditioner and direct load control (DLC) has no net effects on Air-conditioners if the appliance has a lower operating cycle than the fixed duty cycle. In this paper, the variable duty cycle control method is proposed in order to compensate the weakness of conventional fixed duty cycle control method and improve the satisfaction of residents and the reduction of peak demand. The proposed method estimates the predict mean vote (PMV) at the next step with predicted temperature and humidity using the back propagation neural network model. It is possible to reduce the energy consumption by maintaining the Air-conditioner's OFF state when the PMV lies in the thermal comfort range. To verify the effectiveness of the proposed variable duty cycle control method, the case study is performed using the historical data on Sep. 7th, 2001 acquired at a classroom in Seoul and the obtained results are compared with the fixed duty cycle control method.

Selective Dual Duty Cycle Controlled High Frequency Inverter Using a Resonant Capacitor in Parallel with an Auxiliary Reverse Blocking Switch

  • Saha, Bishwajit;Suh, Ki-Young;Kwon, Soon-Kurl;Mishima, Tomokazu;Nakaoka, Mutsuo
    • Journal of Power Electronics
    • /
    • 제7권2호
    • /
    • pp.118-123
    • /
    • 2007
  • This paper presents a new ZCS-PWM high frequency inverter. Zero current switching operation is achieved in the whole load range by using a simple auxiliary reverse blocking switch in parallel with series resonant capacitor. Dual duty cycle control scheme is used to provide a wide range of high frequency AC output power regulation that is important in many high frequency inverter applications. It found that a complete soft switching operation can be achieved even for low power setting ranges by introducing high-frequency dual duty cycle control scheme. The proposed high frequency inverter is more suitable for consumer induction heating(IH) applications. The operation and control principle of the proposed high frequency inverter are described and verified through simulated results.

간암 호흡동조 방사선치료 환자의 호흡신호분석 (Respiratory signal analysis of liver cancer patients with respiratory-gated radiation therapy)

  • 강동임;정상훈;김철종;박희철;최병기
    • 대한방사선치료학회지
    • /
    • 제27권1호
    • /
    • pp.23-30
    • /
    • 2015
  • 목 적 : 외부표지자 호흡움직임 측정 장치(RPM; Real-time Position Management, Varian Medical System, USA)를 이용한 간암 호흡동조 방사선치료 시 호흡신호와 방사선 조사 시간 및 실제 조사된 호흡위상을 분석하여 호흡움직임 측정 장치를 이용한 호흡동조 방사선 치료의 정확도를 평가하였다. 대상 및 방법 : 2014년 5월부터 9월까지 Novalis Tx.(Varian Medical System, USA)와 RPM을 이용하여 간암 호흡동조 방사선치료(Duty Cycle 20%, Gating window 40% ~ 60%)를 시행한 환자 총 16명의 치료 시 기록된 호흡움직임을 분석하였다. RPM에 기록된 외부표지자의 호흡움직임을 후행적 분석을 통해 호흡위상으로 재구성하였으며, 재구성된 호흡위상을 이용하여 기록된 Beam-on Time과 Duty Cycle에 대해 RPM을 사용한 호흡동조 방사선치료의 예측 정확도를 분석하고, 호흡움직임의 재현성에 따른 Duty Cycle과 예측 정확도의 상관관계를 분석하였다. 결 과 : 대상 환자 16명의 치료계획 시와 실제 치료 시 호흡주기 차이는 평균 -0.03초(범위 -0.50초 ~ 0.09초)로 분석되었으며 두 호흡간의 통계적 차이는 확인할 수 없었다(p=0.472). 치료 시 평균 호흡주기는 4.02 sec (${\pm}0.71sec$), 치료 중 호흡주기 표준편차의 평균값은 7.43%(범위 2.57% ~ 19.20%)로 분석되었다. 실제 Duty Cycle은 평균 16.05%(범위 13.78% ~ 17.41%)로 나타났고 이 중 후행적 분석을 통해 평균 56.05%(범위 39.23% ~ 75.10%)가 계획된 호흡위상(40% ~ 60%)에서 조사되었음을 확인하였다. 호흡주기의 표준편차와 Duty Cycle과 계획된 호흡위상에서 조사된 비율의 상관관계는 각각 -0.156 (p=0.282)와 -0.385 (p=0.070)으로 분석되었다. 결 론 : 본 연구는 실제 치료 중 기록된 외부표지자의 호흡움직임을 후행적으로 분석하여 치료 중 호흡움직임의 재현성 및 Duty Cycle, 계획된 호흡동조창에서의 실제 치료 비율 등을 확인하였다. 4DCT를 이용한 치료계획과의 오차를 최소화하고 효율적인 치료를 위해 호흡훈련 및 호흡신호 모니터링의 강화가 필요 할 것으로 판단된다.

  • PDF

직접부하제어자원으로서 에어컨 주기제어 방법론 개발 (Development of Control Method for Air-Conditioner as the Resources of DLC)

  • 두석배;김정욱;김형중;김회철;박종배;신중린
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2005년도 추계학술대회 논문집 전력기술부문
    • /
    • pp.145-147
    • /
    • 2005
  • This paper presents a methodology for satisfying the thermal comfort of Indoor environment and reducing the summer peak demand power by minimizing the power consumption for an Air-conditioner within a space. KEPCO(Korea Electric Power Corporation) use the fixed duty cycle control method regardless of the indoor thermal environment. This method has disadvantages that energy saying depends on the set-point value of the Air-Conditioner and DLC has no net effects on Air-conditioners if the appliance has a lower operating cycle than the fixed duty cycle. A variable duty cycle estimates the PMV(Predict Mean Vote) at the next step with a predicted temperature and humidity coming from the back propagation neural network model. It is possible to reduce the energy consumption by maintaining the Air-conditioner's OFF state when the PMV lies in the thermal comfort range. The proposed methodology uses the historical real data of Sep. 7th, 2001 from a classroom in seoul to verify the effectiveness of the variable duty cycle method comparing with fixed duty cycle. The result shows that the variable duty cycle reduces the peak demand to 2.6times more than fixed duty cycle and increases the load control ratio by 8% more. Based on the variable duty cycle control algorithm, the effectiveness of DLC is much more improved as compared with the fixed duty cycle.

  • PDF

고속 DRAM을 위한 Duty Cycle 보정 기능을 가진 Analog Synchronous Mirror Delay 회로의 설계 (Duty Cycle-Corrected Analog Synchronous Mirror Delay for High-Speed DRAM)

  • 최훈;김주성;장성진;이재구;전영현;공배선
    • 대한전자공학회논문지SD
    • /
    • 제42권9호
    • /
    • pp.29-34
    • /
    • 2005
  • 본 논문에서는 duty cycle-corrected analog synchronous mirror delay(DCC-ASMD)라고 불리는 새로운 구조의 내부 클럭 생성기를 제안한다. 제안된 회로는 임의의 duty ratio를 가진 외부 클럭에 대하여 duty ratio가 $50\%$로 보정된 내부 클럭을 2클럭 주기 만에 생성할 수 있다. 그러므로, 본 내부 클럭 생성기는 double data-rate (DDR) synchronous DRAM (SDRAM)과 같은 듀얼 에지 동기형 시스템(dual edge-triggered system)에 효율적으로 이용될 수 있다. 제안된 기술의 타당성을 평가하기 위하여, $0.35\mu$m CMOS 공정기술을 이용하여 제안된 내부 클럭 생성기를 구현하여 모사실험을 실행하였다. 실험 결과, 제안된 내부 클럭 생성기는, $40\~60$의 duty ratio를 갖는 외부 클럭 신호에 대하여, 50$\%$ duty ratio를 갖는 내부 클럭 신호를 2 클럭 주기 만에 발생시킬 수 있음을 확인하였다.

DUAL DUTY CYCLE CONTROLLED SOFT-SWITCHING HIGH FREQUENCY INVERTER USING AUXILIARY REVERSE BLOCKING SWITCHED RESONANT CAPACITOR

  • Bishwajit, Saha;Suh, Ki-Young;Lee, Hyun-Woo;Mutsuo, Nakaoka
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2006년도 추계학술대회 논문집 전기기기 및 에너지변환시스템부문
    • /
    • pp.129-131
    • /
    • 2006
  • This paper presents a new ZVS-PWM high frequency inverter. The ZVS operation is achieved in the whole load range by using a simple auxiliary reverse blocking switch in parallel with series resonant capacitor. The operating principle and the operating characteristics of the new high frequency circuit treated here are illustrated and evaluated on the basis of simulation results. It was examined that the complete soft switching operation can be achieved even for low power setting ranges by introducing the high frequency dual duty cycle control scheme. In the proposed high frequency inverter treated here, the dual mode pulse modulation control strategy of the asymmetrical PWM in the higher power setting ranges and the lower power setting ones, the output power of this high frequency inverter could introduce in order to extend soft switching operation ranges. Dual duty cycle is used to provide a wide range of output power regulation that is important in many high frequency inverter applications. It is more suitable for induction heating applications the operation and control principle of the proposed high frequency inverter are described and verified through simulated results.

  • PDF