1 |
S. K. Kao and S. I. Liu, "All-Digital Fast-Locked Synchronous Duty-Cycle Corrector," IEEE Trans. on Circuits and Systems, Vol. 53, pp. 1363-1367, 2006.
|
2 |
B. Kim, K. Oh, L. Kim, and D. Lee "A 500MHz DLL with Second Order Duty Cycle Corrector for Low Jitter," IEEE Custom Integrated Circuits Conference, pp. 325-328, 2005.
|
3 |
J. C. Ha, J. H. Lim, Y. J. Kim, W. Y. Jung, J. K. Wee, "Unified all-digital duty cycle and phase correction circuit for QDR I/O interface," IET Electronics Letters, pp. 1300-1301, 2008.
|
4 |
S. Han and J. Kim, "Hybrid duty-cycle corrector circuit with dual feedback loop," IET Electronics Letters, Vo. 47, No. 24, pp. 1311-1313, 2011.
DOI
ScienceOn
|
5 |
Y. Min, C. Jeong, K. Kim, W. Choi, J. Son, C. Kim, and S. Kim, "A 0.31-1 GHz fast-corrected dutycycle corrector with successive approximation register for DDR DRAM applications," IEEE Trans. on VLSI Systems, Vol. 20, pp. 1524-1528, 2012.
DOI
ScienceOn
|
6 |
G. Dehng, J. Hsu, C. Yang, and S. Liu, "Clockdeskew buffer using a SAR-controlled delay-locked loop," IEEE J. Solid-State Circuits, Vol. 35, No. 8, pp. 1128-1136, 2000.
DOI
ScienceOn
|
7 |
Sangwoo Han and Jongsun Kim, "Design of high performance CMOS hybrid duty-cycle corrector circuit," 2012 SoC conference, A13, 2012.
|