• Title/Summary/Keyword: Dual synchronization

Search Result 50, Processing Time 0.03 seconds

Optimal Trajectory Planning for Cooperative Control of Dual-arm Robot (양팔 로봇의 협조제어를 위한 최적 경로 설계)

  • Park, Chi-Sung;Ha, Hyun-Uk;Lee, Jang-Myung
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.16 no.9
    • /
    • pp.891-897
    • /
    • 2010
  • This paper proposes a cooperative control algorithm for a dual-arms robot which is carrying an object to the desired location. When the dual-arms robot is carrying an object from the start to the goal point, the optimal path in terms of safety, energy, and time needs to be selected among the numerous possible paths. In order to quantify the carrying efficiency of dual-arms, DAMM (Dual Arm Manipulability Measure) has been defined and applied for the decision of the optimal path. The DAMM is defined as the intersection of the manipulability ellipsoids of the dual-arms, while the manipulability measure indicates a relationship between the joint velocity and the Cartesian velocity for each arm. The cost function for achieving the optimal path is defined as the summation of the distance to the goal and inverse of this DAMM, which aims to generate the efficient motion to the goal. It is confirmed that the optimal path planning keeps higher manipulability through the short distance path by using computer simulation. To show the effectiveness of this cooperative control algorithm experimentally, a 5-DOF dual-arm robot with distributed controllers for synchronization control has been developed and used for the experiments.

Paper Duplication Method Supported by Task (태스크 기반 이중화 방안)

  • Lee, Jong-Chan;Park, Sang-Joon;Kang, Kwon-Il
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.27 no.1C
    • /
    • pp.103-111
    • /
    • 2002
  • In RNC of IMT-2000, main control processors such as ASP, ACP and OMP are responsible for call control function, and the high reliability and real-time property should be provided for it. So, the study of real-time fault-tolerant for it is needed. In this paper, we proposes an Task based duplication method, in which Tasks in active side operated on message unit and send the updated data to standby side after operation, log in the message to standby side for recovery during take-over. This scheme decreases the dual down and the complexity of synchronization procedure, and performs the synchronization more exactly because Tasks control the synchronization of system. This paper also proposes the fault detection and the fault handing method for effective implementation of Task based duplication. This scheme focus on increasing the fault detection rate and intercepting originally that fault data is send to standby side.

Duty Cycle-Corrected Analog Synchronous Mirror Delay for High-Speed DRAM (고속 DRAM을 위한 Duty Cycle 보정 기능을 가진 Analog Synchronous Mirror Delay 회로의 설계)

  • Choi Hoon;Kim Joo-Seong;Jang Seong-Jin;Lee Jae-Goo;Jun Young-Hyun;Kong Bai-Sun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.9 s.339
    • /
    • pp.29-34
    • /
    • 2005
  • This paper describes a novel internal clock generator, called duty cycle-corrected analog synchronous mirror delay (DCC-ASMD). The proposed circuit is well suited for dual edge-triggered systems such as double data-rate synchronous DRAM since it can achieve clock synchronization within two clock cycles with accurate duty cycle correction. To evaluate the performance of the proposed circuit, DCC-ASMD was designed using a $0.35\mu$m CMOS process technology. Simulation results show that the proposed circuit generates an internal clock having $50\%$ duty ratio within two clock cycles from the external clock having duty ratio range of $40\;\~\;60$.

Design of Parallel Input Pattern and Synchronization Method for Multimodal Interaction (멀티모달 인터랙션을 위한 사용자 병렬 모달리티 입력방식 및 입력 동기화 방법 설계)

  • Im, Mi-Jeong;Park, Beom
    • Journal of the Ergonomics Society of Korea
    • /
    • v.25 no.2
    • /
    • pp.135-146
    • /
    • 2006
  • Multimodal interfaces are recognition-based technologies that interpret and encode hand gestures, eye-gaze, movement pattern, speech, physical location and other natural human behaviors. Modality is the type of communication channel used for interaction. It also covers the way an idea is expressed or perceived, or the manner in which an action is performed. Multimodal Interfaces are the technologies that constitute multimodal interaction processes which occur consciously or unconsciously while communicating between human and computer. So input/output forms of multimodal interfaces assume different aspects from existing ones. Moreover, different people show different cognitive styles and individual preferences play a role in the selection of one input mode over another. Therefore to develop an effective design of multimodal user interfaces, input/output structure need to be formulated through the research of human cognition. This paper analyzes the characteristics of each human modality and suggests combination types of modalities, dual-coding for formulating multimodal interaction. Then it designs multimodal language and input synchronization method according to the granularity of input synchronization. To effectively guide the development of next-generation multimodal interfaces, substantially cognitive modeling will be needed to understand the temporal and semantic relations between different modalities, their joint functionality, and their overall potential for supporting computation in different forms. This paper is expected that it can show multimodal interface designers how to organize and integrate human input modalities while interacting with multimodal interfaces.

The synchronization of voltage-current waveform and high-speed camera image (전압-전류 파형과 고속카메라 영상의 동기화)

  • Yun, Ji-Ho;Noh, Choong-Ho;Park, Ji-Hun;Park, Jong-Hwa
    • Proceedings of the KIEE Conference
    • /
    • 2008.07a
    • /
    • pp.5-6
    • /
    • 2008
  • 차단기, 개폐기, 배전반과 같은 전력기기에 대한 성능시험시, 전압과 전류, 제어신호를 측정하고, 필요한 경우 고속카메라를 이용해 시험장면을 촬영한 다음, 이들을 종합적으로 분석하여 시험결과를 판정한다. 이때, 대부분 개별 시스템으로 전압-전류 시험파형과 시험영상을 측정하고 분석하기 때문에, 시간 동기화가 불가능하여 시험현상이나 시료동작특성 분석에 많은 어려움이 있다. 따라서 개별 시스템으로 측정한 신호를 동기 시켜 동시에 분석할 수 있는 프로그램이 있다면, 시험결과 판정뿐만 아니라 시험 중에 발생하는 전기적 과도현상이나 시료의 동작특성분석에 많은 도움이 될 것이다. 이러한 목적을 위해, PT&T에서는 측정시스템과 고속카메라를 이용하여 측정한 전압-전류 시험파형과 시험영상을 동기 시켜 동시에 분석할 수 있는 프로그램인 Dual Viewer를 개발하였다. 본 논문에서는 Dual Viewer에 대한 기능과 특징에 대해 소개하고자 한다.

  • PDF

A novel PLL control method for robust three-phase thyristor converter under sag and notch conditions

  • Lee, Changhee;Yoo, Hyoyol
    • Proceedings of the KIPE Conference
    • /
    • 2014.11a
    • /
    • pp.87-88
    • /
    • 2014
  • The paper presents a novel phase locked loop(PLL) control method for robust three-phase thyristor dual converters under sag, notch, and phase loss conditions. This method is applied to three line to line voltages of grid to derive three phase angle errors from three separated single-phase PLLs. They can substitute for abnormal phase to guarantee the synchronization in the various grid fault conditions. The performance of novel PLL with moving average method is verified through simulations.

  • PDF

Utility AC Frequency to High Frequency ACPower Conversion Circuit with Soft Switching PWM Strategy

  • Sugimura Hisayuki;Ahmed Nabil A.;Ahmed Tarek;Lee Hyun-Woo;Nakaoka Mutsuo
    • KIEE International Transaction on Electrical Machinery and Energy Conversion Systems
    • /
    • v.5B no.2
    • /
    • pp.181-188
    • /
    • 2005
  • In this paper, a DC smoothing filterless soft switching pulse modulated high frequency AC power conversion circuit connected to utility. frequency AC power source is proposed for consumer induction heating hot water producer, steamer and super heated steamer. The operating principle of DC link filterless utility frequency AC-high frequency AC (HF AC) power conversion circuit defined as high frequency cycloinverter is described, which can operate under a principle of ZVS/AVT and power regulation based on alternate asymmetrical PWM in synchronization with the utility frequency single phase AC positive or negative half wave voltage. The dual mode modulation control scheme based on high frequency PWM and commercial frequency AC voltage PDM for the proposed high frequency cycloinverter are discussed to enlarge its soft switching commutation operating range for wide HF AC power regulation. This high frequency cycloinverter is developed for high frequency IH Dual Packs Heater (DPH) type boiler used in consumer and industrial fluid pipeline systems. Based on the experiment and simulation results, this high frequency cycloinverter is proved to be suitable for the consumer use IH-DPH boiler and hot water producers. The cycloinverter power regulation and power conversion efficiency characteristics are evaluated and discussed.

Parallel Sensorless Speed Control using Power Angle for Dual SPMSMs Fed by a Single Inverter (단일 인버터 기반 두 대의 영구자석 동기전동기 병렬운전에서 전력각을 이용한 속도제어기법)

  • Kim, Kyung-Hoon;Yun, Chul;Kwon, Woo-Hyen
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.66 no.10
    • /
    • pp.1481-1487
    • /
    • 2017
  • This paper proposes a sensorless speed control algorithm for parallel-connected dual Surface-mounted Permanent Magnet Synchronous Motors fed by a single inverter. For stable parallel operation of synchronous motors with a single inverter, each motor has to be constantly kept in the synchronization state regardless of load torque. If the master motor with the larger load is controlled, the synchronous state will be maintained. Therefore, detection of the master motor is essential. Conventionally, the master motor is determined by comparing the rotor position error from the relation between the back-EMF for torque angle and the flux position. consequently, the position sensor is deemed essential for finding the rotor position. In this paper, we proposed a method that decides the magnitude of the load from the power angle of two motors due to the load variation and selects the motor to control through the sign function for the sensorless speed control without the position sensor. The results of simulation and experiment conducted verify the efficacy of the proposed method.

Parallel Sensorless Speed Control using Flux-axis Current for Dual SPMSMs Fed by a Single Inverter

  • Kim, Chang-Bum;Yun, Chul;Yoon, Byung-Keun;Cho, Nae-Soo;Kwon, Woo-Hyen
    • Journal of Electrical Engineering and Technology
    • /
    • v.10 no.3
    • /
    • pp.1048-1057
    • /
    • 2015
  • This paper proposes a sensorless speed control algorithm for parallel-connected dual Surface-mounted Permanent Magnet Synchronous Motors (SPMSMs) fed by a single inverter. For stable parallel operation of synchronous motors with a single inverter, each motor has to be constantly kept in the synchronization state regardless of load torque. If the master motor with the larger load is controlled, the synchronous state will be maintained. Therefore, detection of the master motor is essential. Conventionally, the master motor is determined by comparing the rotor position error from the relation between the back-EMF for torque angle and the flux position; consequently, the position sensor is deemed essential for finding the rotor position. The parallel sensorless speed control method proposed in this paper uses no position sensor, instead it compares the flux-axis current from the connection between the back-EMF for torque angle and current in unbalanced load conditions. The results of simulation and experiment conducted verify the efficacy of the proposed method.

The DLB Method for Multimedia Synchronization in the ATM Networks (ATM 망에서 멀티미디어 동기화를 위한 DLB 기법)

  • 구경옥;이병수;조용환
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.22 no.4
    • /
    • pp.842-854
    • /
    • 1997
  • In this paper, the improved Dual Leaky-Bucket(DLB) algorithm is proposed to reduce the synchronous cell loss rate. The conventional DLB algorithm does not support synchronous cells, but the proposed algorithm gives higher priority to synchronous cells. To reduce synchronous cell loss rate, the synchronous cell detector is used in the proposed algorithm. Synchronous cell detector detects synchronous cells, and passes them cells to the 2nd Leaky-Bucket. So it is similar to give higher priority to synchronous cells. In this paper, the proposed algorithm used audio/videl traffic modeled by On/Off and Two-state MMPP, and simulated by SLAM II package. As simulation results, the proposed algorithm gets lower synchronous cell loss rate than the conventional DLB algorithms. The improved DLB algorithm for multimedia synchronization can be extended to any other cells which require higher priority.

  • PDF