• Title/Summary/Keyword: Digital signal processor(DSP).

Search Result 507, Processing Time 0.046 seconds

A Study on Real Time Monitoring of Tool Breakage in Milling Operation Using a DSP (DSP를 이용한 정면 밀링공구의 실시간 파단 감시방법에 관한 연구)

  • Baek, Dae-Kyun;Ko, Tae-Jo;Kim, Hee-Sool
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.13 no.6
    • /
    • pp.168-176
    • /
    • 1996
  • A diagnosis system which can monitor tool breakage and chipping in real time was developed using a DSP(Digital Signal Processor) board in face milling operation. AR modelling and band energy method were used to extract the feature of tool states from cutting force signals. Artificial neural network embedded on DSP board discriminates different patterns from features got after signal processing. The features extracted from AR modelling are more accurate for the malfunction of a process than those from band energy method, even though the computing speed of the former is slow. From the processed features, we can construct the real time diagnosis system which monitors malfunction by using a DSP board having a parallel processing capability.

  • PDF

Design of DSP(TMS320F240) Controller for Multi-axes Transportation System with BLDC Servo Motor (DSP(TMS320F240)를 이용한 BLDC서보 전동기 다축 이송시스템 제어기 설계)

  • 김민섭;구효원;최중경;권현아;신영호
    • Proceedings of the IEEK Conference
    • /
    • 2002.06e
    • /
    • pp.95-98
    • /
    • 2002
  • This paper presents a study on DSP(TMS320F240) controller design for multi-axes transportation system using BLDC servo motor. This BLDC servo motor controller was realized with DSP(Digital Signal Processor) and IPM (Intelligent Power Module). The multi-axes transportation system needs torque, speed, position control of servo motor for variable action. This paper implements those servo control with vector control and space vector modulation technique. As CPU of controller DSP(TMS320F240) is adopted because, it has PWM(Pulse Width Modulation) waveform generator, A/D(Analog to Digital) converter, SPI(Serial Peripheral Interface) port and input/output port etc. The controller of multi-axes transportation system consists of 3-level hierarchy structure that main host PC manages three sub DSP system which transfer downword command and are monitoring the states of end servo controllers. Each sub DSP system operates eight BLDC servo controllers which control BLDC servo motor using DSP and IPM Between host system and middle digital signal processor communicate with RS-422, between main processor and controller communicate with SPI port.

  • PDF

Development of rapid control prototyping for a PMSM drive system using DSPs and PLECS (DSP 및 PLECS를 활용한 PMSM 구동시스템용 고속 제어 시제품개발 기법 개발)

  • Lee, Jooyoung;Choi, Sung-Min;Kim, Sehwan;Lee, Jae Suk
    • Journal of IKEEE
    • /
    • v.26 no.2
    • /
    • pp.280-286
    • /
    • 2022
  • This paper presents implementation of rapid control prototype (RCP) for permanent magnet synchronous machines (PMSMs) using a digital signal processor (DSP) and the PLECS software. By utilization of auto code generation function in the PLECS, a current vector control algorithm for a PMSM drive system using a DSP as a control processor can be developed more efficiently. In this paper, a background of a model based design (MBD) and real time control are reviewed. Also, commercial RCP products compatible with DSP boards are introduced. At the end of the paper, experimental implementation of RCP for a PMSM drive is presented.

A Study on the Design of the real-time speech synthesizer with the LPC method using Digital Signal Processor. (범용 DSP를 이용한 LPC 방식 실시간 음성 합성기 설계에 관한 연구)

  • 김홍선
    • Proceedings of the Acoustical Society of Korea Conference
    • /
    • 1984.12a
    • /
    • pp.63-65
    • /
    • 1984
  • In this paper, the implementation of the real time LPC synthesizer using NEC 77p20, the DSP (Digital Signal Processor) chip which facilitates and simplifies the digital hardware, is considered. This method shows the good quality with the low bit rate below 9.6kbps and has the advantage of the flexibility and the simplicity.

  • PDF

Implementation of a Thermal Imaging System with Focal Plane Array Typed Sensor (초점면 배열 방식의 열상카메라 시스템의 구현)

  • 박세화;원동혁;오세중;윤대섭
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.6 no.5
    • /
    • pp.396-403
    • /
    • 2000
  • A thermal imaging system is implemented for the measurement and the analysis of the thermal distribution of the target objects. The main part of the system is a thermal camera in which a focal plane array typed sensor is introduced. The sensor detects the mid-range infrared spectrum of target objects and then it outputs a generic video signal which should be processed to form a frame thermal image. Here, a digital signal processor(DSP) is applied for the high speed processing of the sensor signals. The DSP controls analog-to-digital converter, performs correction algorithms and outputs the frame thermal data to frame buffers. With the frame buffers can be generated a NTSC signal and transferred the frame data to personal computer(PC) for the analysis and a monitoring of the thermal scenes. By performing the signal processing functions in the DSP the overall system achieves a simple configuration. Several experimental results indicate the performance of the overall system.

  • PDF

The Design of Expansible Digital Pulse Compressor Using Digital Signal Processors (DSP를 이용한 확장 가능한 디지털 펄스압축기 설계)

  • 신현익;류영진;김환우
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.40 no.3
    • /
    • pp.93-98
    • /
    • 2003
  • With the improvement of digital signal processors, digital pulse compressor(DPC) is widely used in radar systems. The DPC can be implemented by using FIR filter algorithm in time domain or FFT algorithm in frequency domain. This paper designs an expansible DPC using multiple DSPs. With ADSP-21060 of Analog Devices Inc., the computation time as a function of the number of received range cells and FIR filter tap is compared and analyzed in time domain using C-language and assembly language. therefore, when radar system parameters are determined, the number of DSP's required to implement DPC can be easily estimated.

A DSP Implementation of the BICM Module for DVB-T2 Receivers (DVB-T2 수신기를 위한 BICM 모듈의 DSP 구현)

  • Lee, Jae-Ho
    • Journal of Advanced Navigation Technology
    • /
    • v.15 no.4
    • /
    • pp.591-595
    • /
    • 2011
  • In this paper, we design the hardware architecture of the BICM(Bit Interleaved Coded Modulation) module for next generation European broadcast system and implement the BICM module with DSP(Digital Signal Processor) TMS320C6474. Simulation result shows that the BER(Bit Error Rate) performance of the fixed-point BICM module using more than 8 bits is very similar to that of the floating-point BICM module.

A Study on the 32 bit RISC/DSP Microprocessor Appropriate for Embedded Systems (내장형 시스템에 적합한 32 비트 RISC/DSP 마이크로프로세서에 관한 연구)

  • 유동열;문병인;홍종욱;이태영;이용석
    • Proceedings of the IEEK Conference
    • /
    • 1999.06a
    • /
    • pp.257-260
    • /
    • 1999
  • We have designed a 32-bit RISC microprocessor with 16/32-bit fixed-point DSP functionality. This processor, called YRD-5, combines both general-purpose microprocessor and digital signal processor (DSP) functionality using the reduced instruction set computer (RISC) design principles. It has functional units for arithmetic operation, digital signal processing (DSP) and memory access. They operate in parallel in order to remove stall cycles after DSP and load/store instructions with one or more issue latency cycles. High performance was achieved with these parallel functional units while adopting a sophisticated 5-stage pipeline structure and an improved DSP unit.

  • PDF

DSP-Based Digital Controller for Multi-Phase Synchronous Buck Converters

  • Kim, Jung-Hoon;Lim, Jeong-Gyu;Chung, Se-Kyo;Song, Yu-Jin
    • Journal of Power Electronics
    • /
    • v.9 no.3
    • /
    • pp.410-417
    • /
    • 2009
  • This paper represents a design and implementation of a digital controller for a multi-phase synchronous buck converter (SBC) using a digital signal processor (DSP). The multi-phase SBC has generally been used for a voltage regulation module (VRM) of a microprocessor because of its high current handling capability at a low output voltage. The VRM requires high control performance of tight output regulation, high slew rate, and load sharing capability of multiple converters. In order to achieve these requirements, the design and implementation of a digital control system for a multi-phase SBC are presented in this paper. The digital PWM generation, current sensing, and voltage and current controller using a DSP TMS320F2812 are considered. The experimental results are provided to show the validity of the implemented digital control system.

Implementation of RRS-based Base station Communication platform using General-Purpose DSP (범용 DSP를 이용한 RRS 기반 기지국 통신 플랫폼 구현)

  • Kim, Hoil;Ahn, Heungseop;Choi, Seungwon
    • Journal of Korea Society of Digital Industry and Information Management
    • /
    • v.14 no.4
    • /
    • pp.87-92
    • /
    • 2018
  • One of the problems with the base station equipment is that there is a large difference between the replacement time of the hardware equipment such as the base station equipment and the radio access equipment, and the evolution period of the communication standard. Therefore, the base station communication platform must be flexible enough to handle the evolving communication standards after purchase. Recent research on reconfigurable communications platforms has focused on the efficient architecture of the communications platform to meet these requirements through software downloads while still using existing hardware. This paper presents a prototype of a base station communications platform based on the ETSI standard reconfigurable architecture. The communication platform presented in this paper is implemented as an ETSI standard reconfigurable architecture using a general-purpose DSP (Digital Signal Processor). In the implemented prototype, we verify the real-time feasibility of communication protocol updates through software reconfiguration.