• Title/Summary/Keyword: Digital Protective Relay

Search Result 73, Processing Time 0.026 seconds

Examination with Transmission Line Distance Relay Setting Rule Considering Error (오차를 고려한 송전선 보호 거리계전 정정룰에 대한 고찰)

  • Cho, Seong-Jin;Choi, Myeong-Song;Hyun, Seung-Ho;Kim, Joung-Wook;Lee, Joo-Wang;Cho, Bum-Sub;Yoo, Young-Sik
    • Proceedings of the KIEE Conference
    • /
    • 2002.07a
    • /
    • pp.12-15
    • /
    • 2002
  • Korea Power System Protection Setting Rule was used from the rectify 1990's. Thereafter transmission voltage is raised the voltage into 765kV, and introduction to new technology of Power System, and was many of variation but, it is using. The present is using Digital type distance relay for 765kV transmission line protection. If impedance value of transmission line were to value lower than setting, this would be operating and relay setting rule is for 85% into Zone 1 self section, and Zone 2 is a 125%, Zone 3 is a 225%. Which's $15{\sim}25%$ include current transformer error 5%, potential transformer 5%, relay calculation error 5% and margin factor from the field experience. This paper is discussed transmission protective relay and relay setting rule of high voltage power system and we verify the correctness relay setting rule with distance relay using Matlab simulation.

  • PDF

Investigation into Transformer Protective Relay Setting Rule Considering Error Ratio (오차를 고려한 765kV 변압기 보호 계전 정정룰 고찰)

  • Bae, Y.J.;Lee, S.J.;Choi, M.S.;Kang, S.H.;Kim, S.T.;Choi, J.L.;Jeong, C.H.;Yoo, Y.S.;Cho, B.S.
    • Proceedings of the KIEE Conference
    • /
    • 2002.07a
    • /
    • pp.229-231
    • /
    • 2002
  • The digital current differential relaying scheme is widely used for primary protection of 765(kV) power transformer. The current differential relay pickup the internal fault at the threshold which is set at 30% of rating current. Margin of 30% include current transformer error 5%, relay error 5%, on load tap changer error 7% and margin factor 140% obtained from the field experience. In this paper transformer protection relay and relay setting rule of high voltage power system are discussed. And we verify the correctness of relay setting rule with current differential relay using Matlab simulation.

  • PDF

The Design of Frequency Variation Compensator for Digital Protection Relay (디지털 보호 계전기를 위한 주파수 변동 보상기의 설계)

  • Kim, Beung-Jin;Lee, Bo-In;Kim, Jung-Han
    • Proceedings of the KIEE Conference
    • /
    • 2002.07a
    • /
    • pp.563-565
    • /
    • 2002
  • The designed frequency compensator is proposed to make the estimation of amplitude of fundamental frequency immune to frequency variation. The designed method which has a simple structure and low calculation burden is proper to apply digital protective relay. The results of experimental demonstrate that the frequency compensator has good performance to the estimation of amplitude of fundamental frequency against frequency variation.

  • PDF

A PC based, Low Cost, Tester for Digital Protective Relay (PC 인터페이스에 의한 디지털 보호 계전기의 성능 시험기)

  • Park, Chul-Won;Seo, Jong-Wan;Jung, Ho-Sung;Shin, Myong-Chul;Lee, Bock-Ku
    • Proceedings of the KIEE Conference
    • /
    • 1999.11b
    • /
    • pp.306-308
    • /
    • 1999
  • Recently, several developments of real-time simulators have been reported. But they are very high cost. And then they are difficult to apply for relay testing in small business. This paper presents the structure and performance of a new pc based, low cost, tester to digital protection relays. Fault transients are generated either by simulating signals using EMTP or by recorded fault signals.

  • PDF

A Study on the Implementation of Digital Protective Relay Algorithm using VHDL (VHDL을 이용한 디지털 계전 알고리즘 구현에 관한 연구)

  • Kwon O. S.;Heo J. Y.;Kim C. H.
    • Proceedings of the KIEE Conference
    • /
    • summer
    • /
    • pp.251-253
    • /
    • 2004
  • Nowadays, power customer has increased and new power plants have been constructed for market demands. However, increasement of power plants make power system more complex and unstable. For this reason, the stability problem is one of the most important issues in power systems. In this paper, a study on implementation of out-of-step detection algorithm is performed. The structure of digital relay is analyzed for development of out-of-step detection algorithm. DFT block which is used to extract basic frequency of voltage is analyzed to design VHDL.

  • PDF

A Study on the selection of digital filter for an artificial intelligent relay (지능형 보호계전기를 위한 최적 디지탈필터의 선정에 관한 연구)

  • Park, Chul-Won;Kim, Soo-Kyung;Kim, Chul-Whan;Shin, Myong-Chul
    • Proceedings of the KIEE Conference
    • /
    • 1996.07b
    • /
    • pp.664-667
    • /
    • 1996
  • The role of protective relaying system is important in the power system stability and reliability. Conventional relaying schemes have had many problems that adaptiveness for delicate variance of objective power systems is poor, and so on. In these days, in order to overcome the weaknesses, the studies to application of artificial intelligent scheme are required. In this paper, as the preceding research for development of intelligent protective relays, we tried to select the most suitable digital filter using comparison of frequency response and performance of wanted frequency component extraction etc.

  • PDF

A FPGA Implementation of Digital Protective Relays for Electrical Power Installation (전력설비를 위한 디지털보호계전기의 FPGA 구현)

  • Kim, Jong-Tae;Shin, Myong-Chul
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.19 no.2
    • /
    • pp.131-137
    • /
    • 2005
  • Protective relays provide important features to electrical power systems for protecting against faults and consequent short circuits. This research presents a novel VLSI design of the digital protective relay, which overcomes today's uP/DSP-based relays. This design features good cancellation of DC/k-th harmonic components, noticeable not performance and flexible Protection behavior in the minimized core area The proposed design was successfully implemented by a FPGA(Field Programmable Gate Array) device and can concurrently process over 16KSPS at less $0.03[\%]$ error rate.

A Implementation of the Intelligent Electronic Device for Power System Automation (전력 시스템 자동화를 위한 디지털 전력장치의 구현)

  • Oh Jae-Hoon;Hong Jung-Gi
    • Proceedings of the KIPE Conference
    • /
    • 2004.07a
    • /
    • pp.435-438
    • /
    • 2004
  • Lately, the Intelligent Electronic Device(ED) and the Power System Automation make subjects of discussions and studies. The IED uses microprocessors to practice a lot of functions. In the analog time, an equipment practices only one or two functions. But according to the development of microprocessor and digital technology, it can be implemented by using those kinds of state of the art technology and its function is become more and more powerful. Also, the proliferation of IED makes possible to construct power system automation. An automation of power system make more convenient, safe, and accurate power system. In this paper, a digital protective relay which is a kind of IED and the power automation system are briefly discussed with development and application cases.

  • PDF

The development of training courses using real time digital simulator(RTDS) (전력계통 시뮬레이터를 이용한 교육 훈련 코스 개발)

  • Choi, Joon-Ho;Shin, Jeong-Hoon;Kim, Tae-Kyun;Kwak, Bang-Myeong
    • Proceedings of the KIEE Conference
    • /
    • 2005.07a
    • /
    • pp.316-318
    • /
    • 2005
  • This paper presents the development of the training courses using real time digital simulator (RTDS). This training courses for the engineers who are working at power system field are expected to be developed the sixteen courses. We describe the developed five courses in this paper which are protective relay testing, voltage compensation using a voltage compensator such as SVC and capacitor, the restoration of power for KEPCO system, phase unbalance simulation of transmission lines and harmonic analysis. We also describe the benchmark system composed of six buses with three machines for the KEPCO system to verify the power system analysis.

  • PDF

Digital Filter Design for Removing Exponentially Decaying DC-Offset Component from Relaying Signal (계통사고시 지수함수 형태로 감소하는 DC-Offset 성분을 계전신호에서 제거하는 Digital Filter 디자인)

  • Kang, Sang-Hee;Kim, Nam-Ho;Kang, Yong-Cheol;Kim, Il-Dong;Park, Jong-Geun
    • Proceedings of the KIEE Conference
    • /
    • 1992.07a
    • /
    • pp.59-62
    • /
    • 1992
  • Power system fault transient signals are highly distorted due to the presence of high frequency components in the voltage and current signals and an exponentially decaying dc-offset component in the current signals. Modern protective relays have to make reliable fast decisions about the nature of a fault in the presence of such transients. To use a dc-offset removing filter makes relay algorithms much fast and reliable for detecting a fault. In this paper, several dc-offset removing filters are described, and characteristics of them are compared.

  • PDF