• Title/Summary/Keyword: Digital Gain

Search Result 708, Processing Time 0.029 seconds

Analysis of the Linear Amplifier/ADC Interface in a Digital Microwave Receiver (디지털 마이크로파 수신기에서의 선형 증폭기와 ADC 접속 해석)

  • Lee, Min Hyouck;Kim, Sung Gon;Choi, Hee Joo;Byon, Kun Sik
    • Journal of Advanced Navigation Technology
    • /
    • v.3 no.1
    • /
    • pp.52-59
    • /
    • 1999
  • Digital microwave wideband receiver including linear amplifier, analog-to-digital converter(ADC) and digital signal processor is able to analyze its performance using sensitivity and dynamic range of system. Determination of gain, third-order intermodulation products and ADC characteristics and design criteria for the linear amplifier chain is essential problem for sensitive and dynamic range. Also, if there are two signals with frequencies very close, digital signal processor must be able to separate the two signals. In this paper, we measured dynamic range as gain was changed and determined gain value for the proper sensitivity and dynamic range and high resolution spectrum estimation was used to separate two close signals.

  • PDF

Design of Digital Peaking Filters Using Q-Compensation (Q-보정을 이용한 디지털 픽킹 필터 설계)

  • 이지하;이규하;박영철;안동순;윤대희
    • The Journal of the Acoustical Society of Korea
    • /
    • v.19 no.3
    • /
    • pp.63-71
    • /
    • 2000
  • A new type of second-order digital peaking filters for professional-quality digital audio system is proposed whose frequency response can be elaborately controlled throughout the composite structure of a standard band-pass filter and a 0-dB bypass gain. The proposed method for designing the peaking filter uses the Q-compensation technique to prevent the Q-distortion caused by the variation of the gain factor and is reduced into a compact form which is proper to the real-time implementation. Methods are examined for computing its coefficients, which are exact and very straightforward to compute with small amount of the system resources.

  • PDF

A 42-GHz Wideband Cavity-Backed Slot Antenna with Thick Ground Plane

  • Lee, Jong-Moon;Cho, Young-Heui;Pyo, Cheol-Sig;Choi, Ik-Guen
    • ETRI Journal
    • /
    • v.26 no.3
    • /
    • pp.262-264
    • /
    • 2004
  • We investigate the characteristics of a wideband and high-gain cavity-backed slot antenna in terms of the reflection coefficients, radiation patterns, and gain. A cavity-backed slot antenna structure includes baffles, reflectors, and thick ground planes. The measured gain and bandwidth of a 10-dB return loss in a cavity-backed $2{\times}2$ array slot antenna with $h_1=2 $mm, d=2 mm are 15.5 dBi and nearly 27%, respectively, at 42 GHz. Baffles and reflectors are used to increase antenna gain, thus reducing the coupling among the slots on the thick ground plane.

  • PDF

Nonuniform Gain Correction Based on the Filtered Gain Map in Radiography Image Detectors (방사선 영상 디텍터에서 필터링된 이득지도를 사용한 불균일 이득 잡음의 보정)

  • Kim, Dong Sik
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.4
    • /
    • pp.97-105
    • /
    • 2016
  • Radiography image detector produces digital images by collecting the charges from the incident x-ray photons and converting it to the voltage signals and then the digital signals. The fixed-pattern noise from the nonuinform amplifier gains in the employed multiple readout circuits. In order to correct the nonuniform gains, a gain-correction technique which is based on the gain map is conventionally used. Since the photon noise remains in the designed gain map, the noise contaminates the gain-corrected images. In this paper, experimental observations are conducted for filtering the remained noise in the gain map, and a filter optimization algorithm is proposed to efficiently remove the noise. For acquired x-ray images from detectors, the filtered gain maps are evaluated and it is shown that optimization algorithm can improve the filtering performance even for relatively strong fixed-pattern noises, which cannot be removed by a simple filter.

칼라 비데오 프린터의 Paper Feeding 제어 시스템 설계

  • 신용후
    • The Magazine of the IEIE
    • /
    • v.18 no.6
    • /
    • pp.39-46
    • /
    • 1991
  • 칼라 비데오 프린터의 paper feeding 제어 시스템을 DC motor를 이용하여 설계하였다. 목표 spec을 만족하기 위한 H/W를 구성한 후 digital control 이론을 적용하여 loop gain K를 찾고 위상계와 속도계 gain을 결정하는 방법을 설명하였다. 한편 DC analysis를 통하여 앞에서 결정된 gain으로 설계할 경우 parameter variation에 의해 동작점이 벗어나는 것을 확인하고 system 구성 및 gain 등을 조정하여 동작점의 안정화를 가져올 수 있었다. 또한 DC analysis를 함으로써 부품의 공차를 설계할 수 있었다.

  • PDF

Dynamic Loudness Compensation for Digital Hearing Aids (디지탈 보청기의 이득보상기법에 대한 연구)

  • Kim, Dong-Wook;Kim, Won-Ky
    • Proceedings of the KOSOMBE Conference
    • /
    • v.1995 no.11
    • /
    • pp.121-123
    • /
    • 1995
  • This paper presents a new method which compensates loss of loudness for digital hearing aids. Loudness grows more rapidly in frequency domain with substantial shifts of hearing threshold, so that loud sounds reach the uncomfortable sound level (UCL) at about the same physical stimulus level as with normal hearing. The result is a compression of the available dynamic range of hearing. Many techniques have been developed to compensate for hearing losses. In this paper, we propose a digital hearing aid which uses a single digital filter for reducing distortion and the fuzzy function to calculate gain factors. This function describes how much gain is needed for every frequency to restore loudness perception of a normal ear.

  • PDF

Application of a Digital PSS to 220MVA Pumped Storage Unit and Its Validation Using Real-Time Digital Simulator (청평양수 발전기의 PSS 파라메터 튜닝 및 시뮬레이터를 이용한 성능검증)

  • Shin, Jeong-Hoon;Kim, Tae-Kyun;Choo, Jin-Boo;Baek, Young-Sik
    • Proceedings of the KIEE Conference
    • /
    • 2005.07a
    • /
    • pp.319-322
    • /
    • 2005
  • This paper describes practical tuning methods and testing of a digital PSS, which uses both frequency and power, with the 220MVA Chungpyung P/P #1 in the KEPCO system to enhance the damping of local modes. In the first step, the objective phase of PSS is computed through a phase leading function to provide compensation between the exciter reference point and the generator air-gap torque before tuning the PSS's time constants. In addition, eigenvalue analysis was used to determine a range of PSS's gain, whichis the more useful for field testing rather than a single gain value. The Real-Time Digital Simulator was used to verify safe operations of the PSS in the presence of disturbances, such as AVR step and three phase fault.

  • PDF

A new criterion for determining the sampling rate of digital controller (디지털제어기의 제어주기 결정방법에 관한 연구)

  • 이준화;문홍주;정병근
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2000.10a
    • /
    • pp.360-360
    • /
    • 2000
  • In this paper, a new criterion f9r determining the sampling rate of digital conroller is proposed. This paper will introduce a method fur determining the appropriate sampling rate of digital controller which can be substituted with the given analog controller, using phase margin and gain cross over frequency, not rising time or bandwidth of the closed-loop system. This method also guarantees performance of the system. Without exact modeling functions of the plant, abstracting those functions, this paper can achieve stability and aimed performance of the system, and this paper proved it with proper modeling functions.

  • PDF

A Study on the Design of Digital Controllers with Automatic Calibration (자동 보정형 디지털 제어기 설계에 관한 연구)

  • 나승유;박민상
    • Proceedings of the IEEK Conference
    • /
    • 1998.10a
    • /
    • pp.413-416
    • /
    • 1998
  • Sensitivity and calibration considerations are most important in the design and implementation of real control systems. Ideally parameter changes due to various causes should not appreciably affect the system's performances. But all the values of physical components of the plants and controllers as well as the relevant environmental conditions change in time, thus the output performance can be deteriorated during the operating span of the system. Naturally the duty of calibration or the prevention of performance deterioration due to excessive component sensitivity should be provided to the control system. In this paper, we propose a digital controller which has the capability of calibration and gain adjustment as well as the execution of control law. Specifically the problems of gain adjustment and offset calibration in the light source and CdS sensor module for position measurement in a flexible link system are considerably resolved. The parameters of measurement module are prone to change due to environmental brightness conditions resulting in poor steady state performance of the overall control system. Thus a proper method is necessary to provide correction to the changed values of gain and offset in the position measurement module. The proposed controller, whenever necessary, measures the open-loop characteristics, andthen calculates the offset and sensor gain correction values based on the prepared standard measurements. It is applied to the control of a flexible link system with the gain and offset calibration porblems in the light sensor module for position to show the applicability.

  • PDF

A High Swing Range, High Bandwidth CMOS PGA and ADC for IF QPSK Receiver Using 1.8V Supply

  • Lee, Woo-Yol;Lim, Jong-Chul;Park, Hee-Won;Hong, Kuk-Tae;Lee, Hyeong-Soo
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.5 no.4
    • /
    • pp.276-281
    • /
    • 2005
  • This paper presents a low voltage operating IF QPSK receiver block which is consisted of programmable gain amplifier (PGA) and analog to digital converter. This PGA has 6 bit control and 250MHz bandwidth, $0{\sim}20\;dB$ gain range. Using the proposed PGA architecture (low distortion gain control switch block), we can process the continuous fully differential $0.2{\sim}2.5Vpp$ input/output range and 44MHz carrier with 2 MHz bandwidth signal at 1.8V supply voltage. Using the sub-sampling technique (input freq. is $44{\sim}46MHz$, sampling freq. is 25MHz), we can process the IF QPSK signal ($44{\sim}46MHz$) which is the output of the 6 bit PGA. We can get the SNDR 35dB, which is the result of PGA and ADC at full gain mode. We fabricated the PGA and ADC and the digital signal processing block of the IF QPSK with the 0.18um CMOS MIM process 1.8V Supply.