• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2000년도 추계종합학술대회 논문집(2)
• /
• pp.104-107
• /
• 2000

We designed and implemented the RFIC(RF front-end IC) for DTV(Digital TV) tuner. The DTV tuner RF front-end consists of low noise IF amplifier fur the amplification of 900 MHz RF signal and down conversion mixer for the RF signal to 44MHz IF conversion. The RFIC is implemented on ETRI 0.8u high resistive (2㎘ -cm) and evaluated by on wafer, packaged chip test. The gain and IIP3 of IF amplifier are 15㏈ and -6.6㏈m respectively. For the down conversion mixer gain and IIP3 are 13㏈ and -6.5㏈m. Operating voltage of the IF amplifier and the down mixer is 5V, current consumption are 13㎃ and 26㎃ respectively.

• 대한전기학회논문지
• /
• 제41권8호
• /
• pp.893-901
• /
• 1992

In this paper, we propose a new resolver-to digital(R/D) conversion method, in which a bang-bang type phase comparator is employed for fast tracking. We eliminate from the R/D conversion loop the low-pass filter which is needed to reject carrier signal and noise. Instead, we employ two prefilters outside the R/D conversion loop that take the role of the low-pass filter. Thereby, we can construct a fast and accurate tracking R/D converter. Some simulation and experimental results as well as mathematical performance analysis are presented to demonstrate the superior tracking performance of our R/D converter over conventional tracking R/D converters.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2003년도 하계종합학술대회 논문집 Ⅳ
• /
• pp.2040-2043
• /
• 2003

General-purpose MPEG-2 video transcoders must be able to achieve any conversion between 18 ATSC (Advanced television system committee) video formats for DTV (digital television), e.g., scan format, size format, and frame rate format conversion. Especially, scan format conversion is hard to implement because frame rate and size format conversion often happen together. This paper proposes a fast motion estimation(ME) algorithm for MPEG-2 video transcoding supporting scan format conversion. Firstly, we extract and compose a set of candidate motion vectors (MV's) from the input bit-stream to comply with the re-encoding format. Secondly, the best MV is chosen among several candidate MV's by using a weighted median selector. Simulation results show that the proposed ME algorithm reduces significantly transcoding complexity with a minor PSNR degradation.

• 한국인쇄학회지
• /
• 제14권2호
• /
• pp.1-20
• /
• 1996

we describes a method for realizing the color conversion from the tristimulus (X, Y, Z) values to the print ink signals (C, M, Y) by using neural networks. The realized nonlinear color conversion system consists of two hidden layers those have seventeen nodes. We determined the C, M, Y values of the input control signals to compensate the printer nonlinearity of real systems. Experimental results showed that the described method is useful and valid to realized the nonlinear color conversion.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2007년도 7th International Meeting on Information Display 제7권2호
• /
• pp.1089-1092
• /
• 2007

New display technologies including LCD and plasma panels and Digital Light Projection (DLP) systems all offer large screens and impressive picture quality. However, flat-panel displays require a sophisticated picture processing to let these panels perform at their optimum levels. This paper explains why motion compensating techniques combined with frame rate conversion and quasi-impulse driving reduces motion blur and film judder for flat panel displays and presents the IC and its system application using this technique.

• KIEE International Transactions on Electrophysics and Applications
• /
• 제3C권6호
• /
• pp.220-223
• /
• 2003

In this paper, a new frequency-to-digital converter without an analog element is proposed. The proposed circuit consists of pulse-shrinking elements, latches and D flip-flops, and the operation is based on frequency comparison by the pulse-shrinking element. In the proposed circuit, the resolution of digital output can be easily improved by increasing the number of the pulse-shrinking elements. The FDC performance is improved in viewpoints of operating speed and chip area. In designed FDC, error of frequency-to-digital conversion is less than 0.1 %.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 2003년도 ICCAS
• /
• pp.2126-2130
• /
• 2003

In the integrated systems, that is integrated digital TV(DTV) internet and home automation, like home server, is needed integration of digital TV video signal and computer graphic signal. The graphic signal is operating at the high speed and has time-divide-stream. So the re-request of data is not easy at the time of error detection. therefore EDAC algorithm is efficient. In this paper, we show a scheme, that is integration of graphic and dtv format signal for DTV monitor display. This paper also presents the efficiency error detection auto correction(EDAC) for conversion of graphics signal to DTV video signal. A presented EDAC algorithms use the modified hamming code for enhancing video quality and reliability. A EDAC algorithm of this paper can detect single error, double error, triple error and more error for preventing from incorrect correction. And it is not necessary an additional memory. In this paper The comparison between digital TV video signal and graphic signal, a EDAC algorithm and a design of conversion graphic signal to DTV signal with EDAC function in DTV system is described.

• IEIE Transactions on Smart Processing and Computing
• /
• 제4권1호
• /
• pp.51-58
• /
• 2015

This paper proposes a 10-b SAR ADC. To increase the conversion speed and reduce the power consumption and area, redundant cycles were implemented digitally in a capacitor DAC. The capacitor DAC algorithm was straightforward switching, which included digital error correction steps. A prototype ADC was implemented in CMOS $0.18-{\mu}m$ technology. This structure consumed $140{\mu}W$ and achieved 59.4-dB SNDR at 1.25MS/s under a 1.8-V supply. The figure of merit (FOM) was 140fJ/conversion-step.

• 한국산학기술학회논문지
• /
• 제13권9호
• /
• pp.4259-4265
• /
• 2012

본 논문은 최근 국내 비정형 건축설계에 적용된 디지털 기술들과 기술 적용과정에서 도출된 문제점 등을 분석함을 그 목적으로 하며, 이를 위하여 세 개의 국내 비정형 건축 사례를 선정하여 전문가 인터뷰와 문헌조사를 통하여 비정형 설계 및 시공을 위하여 적용된 디지털 기술들을 분석하였다. 그 결과 비정형 곡면을 위한 패널 최적화의 필요성, 파일 호환성 확보의 중요성, 비정형 건축의 복잡한 형상으로 인한 시공성 확보의 어려움, 패널 부재제작시 3D 데이터 수용의 어려움이 발견되었으며, 도출된 문제점에 대한 사례별 해결방안을 분석하여 보았다.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2006년도 추계학술대회 논문집 Vol.19
• /
• pp.282-283
• /
• 2006

The transport phenomena of arsenic (As) doped amorphous selenium(a-Se:As) thin film for digital X-ray conversion material has been reported. The effect of As addition on the carrier mobility and recombination lifetime in a-Se:As sample has been measured using the moving photo-carrier grating (MPG) technique. An Increase in hole mobility and recombination was observed when 0.3% arsenic, was added into a-Se sample, whereas electron mobility decrease with arsenic addition due to the defect density. The fabricated a-Se:03% As device exhibited the highest X-ray sensitivity.