• 대한전기학회논문지
• /
• 제35권7호
• /
• pp.272-277
• /
• 1986

The system that follows to the resonance frequency of high frequency MOSFET inverter and varies according to the changes of load characteristics is proposed. Also we suggested a method how to select the resonant load type between series and parallel circuit for a given inverter type. It leads to the conclusion that in the case of high impedance loads, parallel resonant circuits are preferable, on the other hand, for low impedance loads, series resonant circuits are more preferable. For frequency tracking, a PLL circuit is used as main control element to detect the phase difference of current and voltage of load. The realized apparatus composed of control circuit and voltage type full-bridged MOSFET elements as main parts of inverter. A stable frequency follow-up characteristics are obtained for 1.2MHz, 1.5KW high frequency output and power is always supplied to the load with unity power factor.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제50권8호
• /
• pp.408-415
• /
• 2001

Using power semiconductor switches such as IGBTs, diodes and L-C circuits, novel repetitive impulse voltage generator is developed. In the presented circuits, high voltage pulse is generated by series-connection of capacitors and IGBTs. Therefore, the high voltage pulse is obtained by circuit configuration without any high voltage pulse transformer and high voltage dc source. Especially, the proposed circuit can operate up to several kHz and have high reliability and longer life than conventional ones. In also gives voltage balance of IBGTs automatically. So, the difference of characteristics of IGBTs and drive signal does not cause severe problems. To verify the proposed circuit, 20kV and 300A pulse generator is manufactured and tested.

• Journal of the Optical Society of Korea
• /
• 제14권4호
• /
• pp.438-443
• /
• 2010

In this paper, behaviors of photonic crystal (PC) radiative structures and antenna arrays have been compared for two types of uniform and binomial excitations. Appropriate duality has been shown between them. These results can be generalized to other types of excitation and arrangement of photonic crystal radiative arrays such as linear, planar and circular arrays of three dimensional (3D) photonic crystal termination resonators. Using these results in designing photonic circuits has some advantages for shaping a particular radiative beam at the photonic crystal exit, for instance reducing the divergence angle of the main lobe in order to enhance the directivity, for better coupling, or for splitting the emitted beam, for dividing the output beam to the next devices in photonic integrated circuits (PIC). For analysis and simulation of the photonic crystal structures, the finite difference time domain (FDTD) method has been employed.

• 한국마이크로전자및패키징학회:학술대회논문집
• /
• 한국마이크로전자및패키징학회 2000년도 추계 기술심포지움 논문집
• /
• pp.23-27
• /
• 2000

Simultaneous Switching Noise (SSN) propagated through parallel power and ground planes in high-speed multilayer printed circuit boards (PCBs) causes malfunction of both digital and analog circuits. To reduce SSN, decoupling capacitors are generally used in the PCBs. In this paper, we improve the equivalent circuit model of decoupling capacitor in high-frequency range to analyze the effect of SSN reduction accurately. The analysis is performed by the microwave and RF design system (MDS) method and the finite difference time domain (FDTD) method. We compared the results by the ideal capacitor model with those by the proposed model.

• 한국정보통신학회:학술대회논문집
• /
• 한국해양정보통신학회 2011년도 추계학술대회
• /
• pp.882-885
• /
• 2011

This paper presents testing and self-calibration of RF circuits using MEMS switches to identify process-related defects and out of specification circuits. We have developed a novel multi-tone dither test technique where the test stimulus is generated by modulating the RF carrier signal with a multi-tone signal generated using an Arbitrary Waveform Generator (AWG) with additive white Gaussian noise. This test stimulus is provided as input to the RF circuit and peak-to-average ratio (PAR) is measured at the output. For a faulty circuit, a significant difference is observed in the value of PAR as compared to a fault-free circuit. Simulation is performed for various circuit conditions such as fault-free as well as fault-induced and their corresponding PARs are stored in the look-up table. This testing and self-calibration technique is exhaustive and efficient for present-day communication systems.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2007년도 제38회 하계학술대회
• /
• pp.23-24
• /
• 2007

Most of modern wind turbines employs a doubly-fed induction generator (DFIG) system because it has many advantages due to variable-speed operation, relatively high efficiency and it small converter size. The DFIG system uses a wound rotor induction machine so that the magnetizing current of the generator can be fed from both the stator and the rotor. This paper presents a protection relaying algorism for DFIG using the DQ equivalent circuits. The induced voltages calculated from the stator and rotor sides are nearly the same in the steady state. They become different in the DQ equivalent circuits during an internal fault. The proposed algorithm compares the inducted voltages estimated from the stator and the rotor circuit converted into the stationary reference frame. If the difference between the induced voltages exceeds the threshold, the proposed algorithm detects an turn-to-turn fault.

• 대한전자공학회논문지SD
• /
• 제44권3호
• /
• pp.26-34
• /
• 2007

본 논문에서는 신체 임피던스 측정법(Bioelectrical Impedance Analysis, 이하 BIA)을 기초로 한 체지방 측정 칩 설계에 대한 내용을 서술하였다. 제안된 회로는 인체에 전류 신호를 인가하는 회로, 인체를 통해 나온 전압 신호를 측정하는 회로, 회로의 동작을 제어하는 마이크로 콘트롤러(Micom), 그리고 분석프로그램이 내장된 메모리(SRAM, EEPROMs) 의 모든 기능을 하나의 칩에 집적하였다. 특히 정밀한 인체 임피던스 측정을 위하여 다주파수 동작이 가능한 대역통과필터(Band Pass Filter, BPF)를 설계하였다. 또한, 설계된 대역통과필터는 weak inversion 영역에서 동작하기 때문에 면적과 전력소모를 줄일 수 있었다. 그리고 측정부분 회로의 성능을 개선하기 위해서 차동차이증폭기(Differential difference amplifier, DDA)를 이용한 새로운 전파정류기(Full wave rectifier, FWR)를 설계하였다. 또한 이 회로는 마지막 단에 연결될 아날로그-디지털 변환기(ADC)의 설계에 대한 부담을 덜어주는 장점도 있다. 이 칩의 시제품은 CMOS 0.35um 공정을 이용하였고 전력소모는 모든 주파수에서 6mW 이며 전원전압은 3.3V이다. 전체 칩의 크기는 $5mm\times5mm$ 이다.

• 전자공학회논문지SC
• /
• 제43권4호
• /
• pp.53-59
• /
• 2006

본 논문에서는 새로운 정밀 계측기용 전파 정류 회로를 제안하고 설계하여, 칩으로 구현 후 검증한 것에 대해 기술하였다. 기존의 회로는 회로가 복잡하고, 신호의 출력범위가 공통모드 (VDD/2) 전압부터 제한된 크기의 출력 전압 까지만 동작하는 문제점이 있었다. 제안된 회로에서는 2개의 2x1 먹스, 1개의 차동 차이 증폭기, 1개의 고속비교기를 이용하여 간단하게 구현하였다. 특히 하나의 차동 차이 증폭기를 이용하여 입력된 신호를 접지(Ground) 레벨로 낮추는 기능과 2배 증폭 기능을 동시에 수행하게 함으로서 신호 전압 전 영역 (Vss 부터 전원 전압 VDD 까지)으로 동작하도록 설계하였다. 기존의 회로에 비해 50% 이상의 하드웨어 면적과 소모전력 감소 효과를 얻었다. 제안된 전파정류회로는 0.35 um 1-poly 2-metal 표준 CMOS 공정을 이용하여 구현하여 검증하였다. 칩 면적은 $150um{\times}450um$ 이며 전력 소모는 3.3V 전원 전압에서 840uW이다

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제49권6호
• /
• pp.450-456
• /
• 2000

In this paper, we proposed a novel control method which uses the internal impedance angles as a control parameter to drive traveling wave type ultrasonic motor. An impedance characteristic of the ultrasonic motor is obtained by analysis of the equivalent circuits including the external inductor used to generate the coupled resonance. The phase angle of internal impedance to achieve optimal control performance is derived. For the tracking of impedance angle, an information of phase difference is obtained from the applied voltage and current. The high speed phase difference detector is designed to monitor the phases of ultrasonic motor. The effectiveness of the proposed control scheme is clarified by experiments.

• Journal of Electrical Engineering and Technology
• /
• 제10권3호
• /
• pp.1154-1161
• /
• 2015

This paper presents a semi-lumped balun transformer using conventional PCB process and its design theory and geometry for the maximally flat response and wide bandwidth using magnetically coupled LC resonators. The proposed balun is comprised of two pairs of coupled resonators which share one among three LC resonators. It provides an identical magnitude and phase difference of 180° between two balanced ports with DC isolation and an impedance transformation characteristic. Theoretical design and analysis were performed to optimize the inductance and capacitance values of proposed balun device for obtaining the wide bandwidth and maximally flat response in its pass-band. Three balun transformers with a center frequency of 500 MHz were demonstrated for proving the concept of design proposed. They were fabricated by using lumped chip capacitors and planar inductors embedded into a conventional 4-layered PCB substrate. They exhibited a maximum magnitude difference of 0.8 dB and phase difference within 2.4 degrees.