• 제목/요약/키워드: Design of Value Engineering

검색결과 3,276건 처리시간 0.04초

헬리콥터의 진동하중 저감을 위한 능동 뒷전플랩의 기구학적 설계 개선 및 검증 (Kinematic design improvement and validation of ATF(Active Trailing-edge Flap) for helicopter vibration reduction)

  • 강정표;은원종;임재훈;;신상준
    • 한국소음진동공학회:학술대회논문집
    • /
    • 한국소음진동공학회 2014년도 추계학술대회 논문집
    • /
    • pp.916-921
    • /
    • 2014
  • In this paper, an improved small-scaled blade prototype was designed with the flap-driving mechanism classified as an active vibration reduction method, in order to reduce vibratory load in the helicopter. In detail, the previous Active Trailing-Edge Flap based on piezoelectric actuator, called SNUF(Seoul National University Flap), failed to achieve the target value (${\pm}4^{\circ}$) of the flap deflection angle. Therefore, the flap-driving mechanism design was improved, and a new piezoactuator was selected to accomplish the target value of the flap deflection angle in both static and rotating situations.

  • PDF

응력 수정 계수를 고려한 피로 제약 조건 구조물의 위상최적설계 (Fatigue Constrained Topological Structure Design Considering the Stress Correction Factor)

  • 김대훈;안기수;정승환;박순옥;유정훈
    • 한국전산구조공학회논문집
    • /
    • 제31권2호
    • /
    • pp.97-104
    • /
    • 2018
  • 본 논문에서는 페이즈필드 설계법 기반의 피로 제약 조건 구조물의 위상최적설계를 수행하였다. 페이즈필드 설계법의 도입으로 기존의 위상최적설계법에서 발생하기 쉬운 중간 영역의 크기를 크게 감소시켰다. 수정된 upper bound P-norm의 도입으로 모든 지점의 응력 성분을 고려하면서, 전역적 응력값이 국부적 최대 응력값과 근사한 값을 가질 수 있도록 설정하였다. 또한 기존의 피로 파괴 제약 조건 위상최적설계에서 다루지 않았던 응력 수정 계수에 대한 고려를 위하여 위상최적설계 결과물의 1차 주응력 성분을 고려하여 응력 수정 계수를 도입하고 이에 따라 허용 응력 진폭 값을 수정 하였다. 이를 통하여 인장 응력으로 인한 내구 한도 감소 요인을 반영한 체계적인 설계 방안을 제시하였다.

Rack의 이산적 특성을 고려한 창고설계 (Warehouse Design with Discrete Characteristic of Rack)

  • 김성태
    • 산업경영시스템학회지
    • /
    • 제18권36호
    • /
    • pp.183-191
    • /
    • 1995
  • When designing a warehouse, one has to recognize that the number of racks in a warehouse takes on only integer value in reality. The existing solution procedures based on noninteger values may result in poor outcomes for the design of a warehouse. This paper deals with the determination of the optimal integer for the number of racks that minimize the total material handling cost associated with the warehouse. An optimum search procedure is proposed here and a number of numerical examples are used to evaluate the efficiency of the proposed procedure.

  • PDF

CMOS Inverter의 Substrate Current를 줄이는 Layout 설계 (New Layout Design Concept for Suppressing the Substrate Current in CMOS Inverter)

  • 박흥준;김충기
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1987년도 전기.전자공학 학술대회 논문집(I)
    • /
    • pp.407-410
    • /
    • 1987
  • A layout design concept which suppress the substrate current generated during the switching transients of an CMOS inverter is presented. The amount of hot carriers and the peak value of substrate current can be reduced by changing the device geometry ratio of driver and load device of an CMOS inverter.

  • PDF

Enhanced Dynamic Response of SRF-PLL System for High Dynamic Performance during Voltage Disturbance

  • Choi, Hyeong-Jin;Song, Seung-Ho;Jeong, Seung-Gi;Choi, Ju-Yeop;Choy, Ick
    • Journal of Power Electronics
    • /
    • 제11권3호
    • /
    • pp.369-374
    • /
    • 2011
  • Usually, a LPF (low pass filter) is used in the feedback loop of a SRF (synchronous reference frame) - PLL (phase locked loop) system because the measured grid voltage contains harmonic distortions and sensor noises. In this paper, it is shown that the cut-off frequency of the LPF should be designed to suppress the harmonic ripples contained in the measured voltage. Also, a new design method for the loop gain of the PI-type controller in the SRF-PLL is proposed with consideration of the dynamics of the LPF. As a result, a better transient response can be obtained with the proposed design method. The LPF frequency and the PI controller gain are designed in coordination according to the steady state and dynamic performance requirements. Furthermore, in the proposed method, the controller gain and the LPF cut-off frequency are changed from their normal value to a transient value when a voltage disturbance is detected. This paper shows the feasibility and usefulness of the proposed methods through the computer simulations and experimental results.

A parametric study of optimum tall piers for railway bridge viaducts

  • Martinez-Martin, Francisco J.;Gonzalez-Vidosa, Fernando;Hospitaler, Antonio;Yepes, Victor
    • Structural Engineering and Mechanics
    • /
    • 제45권6호
    • /
    • pp.723-740
    • /
    • 2013
  • This paper presents a parametric study of reinforced concrete bridge tall piers with hollow, rectangular sections. Such piers are typically used in railway construction of prestressed concrete viaducts. Twenty one different piers have been studied with seven column heights of 40, 50, 60, 70, 80, 90 and 100 m and three types of 10-span continuous viaducts, whose main span lengths are 40, 50 and 60 m. The piers studied are intermediate columns placed in the middle of the viaducts. The total number of optimization design variables varies from 139 for piers with column height of 40 m to 307 for piers with column height of 100 m. Further, the results presented are of much value for the preliminary design of the piers of prestressed concrete viaducts of high speed railway lines.

Control Design for Flexible Joint Manipulators with Mismatched Uncertainty : Adaptive Robust Scheme

  • Kim, Dong-Hwa
    • Transactions on Control, Automation and Systems Engineering
    • /
    • 제1권1호
    • /
    • pp.32-43
    • /
    • 1999
  • Adaptive robust control scheme is introduced for flexible joint manipulator with nonlinearities and uncertainties. The system does not satisfy the matching condition due to insufficient actuators for each node. The control only relies on the assumption that the bound of uncertainty exists. Thus, the bounded value does not need to be known a prior. The control utilizes the update law by estimating the bound of the uncertainties. The control scheme uses the backstepping method and constructs a state transformation. Also, stability analysis is done for both transformed system and original system.

  • PDF

전단저항강도비 산정 방법에 따른 액상화 평가의 변화 (Liquefaction Assessment Variations with Regard to the Cyclic Resistance Ratio Estimation Methods)

  • 송성완;김한샘;조완제
    • 한국지반환경공학회 논문집
    • /
    • 제21권1호
    • /
    • pp.13-19
    • /
    • 2020
  • 최근 한반도 및 주변 지역에 지진 발생 횟수가 증가함에 따라 지진피해 대책 및 내진설계에 대한 중요성이 대두되고 있다. 이에 지진 발생 시 우려되는 문제 중 하나인 액상화에 대한 관심과 우려의 목소리가 높아지는 실정이다. 특정 지반에 대하여 지반정보를 활용하면 액상화 발생 여부에 대한 가능성을 평가하는 것이 가능하며 이에 대한 다양한 방법이 존재한다. 그러나 각 방법에 대한 직접적인 비교는 아직 이뤄지지 않은 실정이다. 따라서 본 연구에서는 대표적인 액상화 평가방법인 간편법에 필요한 전단저항 응력비(CRR)를 산정하는 방법 중 SPT-N값과 전단파 속도를 이용한 두 가지 방법의 비교 및 이를 활용하는데 요구되는 지반정보의 보정에 대한 비교 분석을 실시하였고 SPT-N값을 활용하여 액상화 발생 여부를 평가할 경우 더 정확한 것으로 확인되었다.

A Readout IC Design for the FPN Reduction of the Bolometer in an IR Image Sensor

  • Shin, Ho-Hyun;Hwang, Sang-Joon;Jung, Eun-Sik;Yu, Seung-Woo;Sung, Man-Young
    • Transactions on Electrical and Electronic Materials
    • /
    • 제8권5호
    • /
    • pp.196-200
    • /
    • 2007
  • In this paper, we propose and discuss the design using a simple method that reduces the fixed pattern noise(FPN) generated on the amorphous Si($\alpha-Si$) bolometer. This method is applicable to an IR image sensor. This method can also minimize the size of the reference resistor in the readout integrated circuit(ROIC) which processes the signal of an IR image sensor. By connecting four bolometer cells in parallel and averaging the resistances of the bolometer cells, the fixed pattern noise generated in the bolometer cell due to process variations is remarkably reduced. Moreover an $\alpha-Si$ bolometer cell, which is made by a MEMS process, has a large resistance value to guarantee an accurate resistance value. This makes the reference resistor be large. In the proposed cell structure, because the bolometer cells connected in parallel have a quarter of the original bolometer's resistance, a reference resistor, which is made by poly-Si in a CMOS process chip, is implemented to be the size of a quarter. We designed a ROIC with the proposed cell structure and implemented the circuit using a 0.35 um CMOS process.

소형풍력발전기의 설계하중 평가 연구 (An Assessment Study for Design Load of a Small Wind Turbine)

  • 현승건;김건훈;허종철
    • 한국태양에너지학회:학술대회논문집
    • /
    • 한국태양에너지학회 2011년도 춘계학술발표대회 논문집
    • /
    • pp.48-53
    • /
    • 2011
  • In this study, it is to verify the applicability for a simplified model(IEC61400-2, Design Require-ments for Small Wind Turbines, 2006-03) is the international standard is used to the structural design. In the design process of a wind turbine, the safety of a designed wind turbine is one of the most important factors. The simplified model can be used to determine the design load for small wind turbines. So, this paper has been re-evaluated a small wind turbine design loads that produced already. As a result, the material characteristic value(Rchar) of Blade, Rotor shaft and the tower are $90E6[N/m^2]$, $441E6[N/m^2]$ and $94E6[N/m^2]$. Therefore, the value of the applied safety factor to each part of the survival probability of 95% are satisfied.

  • PDF