• 제목/요약/키워드: Design memory management

Search Result 194, Processing Time 0.022 seconds

An Integration of Legacy Nuclear Simulation Code into HLA Federation using Shared Memory (공유메모리를 사용한 레거시 원자력 시뮬레이션 코드의 HLA 패더레이션으로의 통합)

  • Park Geun-Ok;Han Kwan-Ho;Lim Jong-Tae
    • The KIPS Transactions:PartD
    • /
    • v.12D no.5 s.101
    • /
    • pp.797-806
    • /
    • 2005
  • The objective of the In-h(High Level Architecture) have recommended by DoD(Department of Defense) is to facilitate interoperability among simulations and to promote reuse of their components. There are many legacy simulation softwares developed before the HLA becomes simulation standard. The integration of legacy simulations into federations using the HLA is an important research topic in M&S(Modeling and Simulation) area. Legacy simulation softwares of the mission critical industry such as nuclear and aerospace are generally use Fortran language. However, the reuse of those is not easy because the HLA is not support Fortran language. This paper suggests a integration method which minimizes the modification of legacy simulation software and migrates the legacy simulation software to HLA federation. Each federate participating in federation have the separated executables that communicate via a shared memory created at run-time. Two types of shared memory blocks are used for publication and subscription. Declaration block for global variables used in legacy simulation software is separated for publication and subscription and then mapped as classes of objects and interactions for the HLA FOM design. To validate the suggested method, we approached the HLA integration of legacy nuclear simulation code being used in plant design and to observe the integration results, we used the FMT(Federation Management Tool). The diagnostic information which the FTM displays showed that our method can be successfully and effectively used for a HLA federation.

The Design for DSRC Communication Technology of On Board Equipment in the Intelligent Transport System (지능형 교통체제에서 차량 단말장치의 DSRC 통신기술 설계)

  • Lee, Dae Sik
    • Journal of Korea Society of Digital Industry and Information Management
    • /
    • v.8 no.4
    • /
    • pp.135-142
    • /
    • 2012
  • DSRC system is a communication system that consists of road side equipment and on board equipment to provide services of communication technology for intelligent transportation systems. In this paper, we carry out a short-range dedicated high-speed wireless communications via DSRC system based on board equipment that is installed in the vehicle and road side equipment through wireless channels of communication. on board equipment is system that have a memory which initialization information is stored, it loads physical layer and MAC layer, LLC layer, L7 layer in turn. In the upper, it should analyze the various commands that are sent from roadside base stations, and carry out the operation which is in accordance with the command. and also it designs the structure of protocol stack which is TRM Layer loaded that is to initialize on L7 layer and MAC layer and efficiently designs operation between on board equipment and the road side equipment.

Study on the Process Management for Casting Defects Detection in High Pressure Die Casting based on Machine Learning Algorithm (고압 다이캐스팅 공정에서 제품 결함을 사전 예측하기 위한 기계 학습 기반의 공정관리 방안 연구)

  • Lee, Seungro;Lee, Seungcheol;Han, Dosuck;Kim, Naksoo
    • Journal of Korea Foundry Society
    • /
    • v.41 no.6
    • /
    • pp.521-527
    • /
    • 2021
  • This study presents a process management method for the detection of casting defects during in high-pressure die casting based on machine learning. The model predicts the defects of the next cycle by extracting the features appearing over the previous cycles. For design of the gearbox, the proposed model detects shrinkage defects with data from three cycles in advance with 98.9% accuracy and 96.8% recall rates.

Design of Low-Area 1-kb PMOS Antifuse-Type OTP IP (저면적 1-kb PMOS Antifuse-Type OTP IP 설계)

  • Lee, Cheon-Hyo;Jang, Ji-Hye;Kang, Min-Cheol;Lee, Byung-June;Ha, Pan-Bong;Kim, Young-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.13 no.9
    • /
    • pp.1858-1864
    • /
    • 2009
  • In this paper, we design a non-volatile memory IP, 1-kb one-time programmable (OTP) memory, used for power management ICs. Since a conventional OTP cell uses an isolated NMOS transistor as an antifuse, there is an advantage of it big cell size with the BCD process. We use, therefore, a PMOS transistor as an antifuse in lieu of the isolated NMOS transistor and minimize the cell size by optimizing the size of a OTP cell transistor. And we add an ESD protection circuit to the OTP core circuit to prevent an arbitrary cell from being programmed by a high voltage between the terminals of the PMOS antifuse when the ESD test is done. Furthermore, we propose a method of turning on a PMOS pull-up transistor of high impedance to eliminate a gate coupling noise in reading a non-programmed cell. The layout size of the designed 1-kb PMOS-type antifuse OTP IP with Dongbu's $0.18{\mu}m$ BCD is $129.93{\times}452.26{\mu}m^2$.

Design of Prediction Unit for H.264 decoder (H.264 복호기를 위한 효율적인 예측 연산기 설계)

  • Lee, Chan-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.7
    • /
    • pp.47-52
    • /
    • 2009
  • H.264 video coding standard is widely used due to the high compression rate and quality. The motion compensation is the most time-consuming and complex unit in the H.264 decoder. The performance of the motion compensation is determined by the calculation of pixel interpolation and management of the reference pixels. The reference pixels read from external memory using efficient memory management for data reuse is necessary along with the high performance interpolators. We propose the architecture of a motion compensation unit for H.264 decoders. It is composed of 2-dimensional circular register files, a motion vector predictor and high performance interpolators with low complexity. The 2-dimensional circular register files reuse reference pixel data as much as possible, and feed reference pixel data to interpolators without any latency and complex logic circuits. We design a motion compensation unit and a intra-prediction unit and integrate them into a prediction unit and verify the operation and the performance.

Design of Integrated Management System for Electronic Library Based on SaaS and Web Standard

  • Lee, Jong-Hoon;Min, Byung-Won;Oh, Yong-Sun
    • International Journal of Contents
    • /
    • v.11 no.1
    • /
    • pp.41-51
    • /
    • 2015
  • Management systems for electronic library have been developed on the basis of Client/Server or ASP framework in domestic market for a long time. Therefore, both service provider and user suffer from their high cost and effort in management, maintenance, and repairing of software as well as hardware. Recently in addition, mobile devices like smartphone and tablet PC are frequently used as terminal devices to access computers through the Internet or other networks, sophisticatedly customized or personalized interface for n-screen service became more important issue these days. In this paper, we propose a new scheme of integrated management system for electronic library based on SaaS and Web Standard. We design and implement the proposed scheme applying Electronic Cabinet Guidelines for Web Standard and Universal Code System. Hosted application management style and software on demand style service models based on SaaS are basically applied to develop the management system. Moreover, a newly improved concept of duplication check algorithm in a hierarchical evaluation process is presented and a personalized interface based on web standard is applied to implement the system. Algorithms of duplication check for journal, volume/number, and paper are hierarchically presented with their logic flows. Total framework of our development obeys the standard feature of Electronic Cabinet Guidelines offered by Korea government so that we can accomplish standard of application software, quality improvement of total software, and reusability extension. Scope of our development includes core services of library automation system such as acquisition, list-up, loan-and-return, and their related services. We focus on interoperation compatibility between elementary sub-systems throughout complex network and structural features. Reanalyzing and standardizing each part of the system under the concept on the cloud of service, we construct an integrated development environment for generating, test, operation, and maintenance. Finally, performance analyses are performed about resource usability of server, memory amount used, and response time of server etc. As a result of measurements fulfilled over 5 times at different test points and using different data, the average response time is about 62.9 seconds for 100 clients, which takes about 0.629 seconds per client on the average. We can expect this result makes it possible to operate the system in real-time level proof. Resource usability and memory occupation are also good and moderate comparing to the conventional systems. As total verification tests, we present a simple proof to obey Electronic Cabinet Guidelines and a record of TTA authentication test for topics about SaaS maturity, performance, and application program features.

Workload-Driven Adaptive Log Block Allocation for Efficient Flash Memory Management (효율적 플래시 메모리 관리를 위한 워크로드 기반의 적응적 로그 블록 할당 기법)

  • Koo, Duck-Hoi;Shin, Dong-Kun
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.37 no.2
    • /
    • pp.90-102
    • /
    • 2010
  • Flash memory has been widely used as an important storage device for consumer electronics. For the flash memory-based storage systems, FTL (Flash Translation Layer) is used to handle the mapping between a logical page address and a physical page address. Especially, log buffer-based FTLs provide a good performance with small-sized mapping information. In designing the log buffer-based FTL, one important factor is to determine the mapping structure between data blocks and log blocks, called associativity. While previous works use static associativity fixed at the design time, we propose a new log block mapping scheme which adjusts associativity based on the run-time workload. Our proposed scheme improves the I/O performance about 5~16% compared to the static scheme by adjusting the associativity to provide the best performance.

Efficient Error Management Method in Process Control System Described by SFC Graphical Language (SFC 그래픽 언어로 기술된 공정제어 시스템에서 효율적인 에러관리 방법)

  • 전호익;우광준
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.14 no.1
    • /
    • pp.59-66
    • /
    • 2000
  • As the highly complex and precise control functions are required in modern industrial process control system, the complex function models and developed in each hardware and software of PLC. The SFC graphical language is very powerful for describing the sequential logic control algorithm, on the other hand it graphical language is very powerful for describing the sequential logic control algorithm, on the other hand it has problems in describing the interlock logic control algorithm, such as error management algorithm. In this paper, we propose the efficient error management method using the action qualifiers to design the error management algorithm in industrial process control system described scheme, we realize the error management logic in process control system of film coating machine.From the experiment results, we confirm that the proposed scheme is very useful in aspects to realize easily th error management logic and to reduce the memory capacity for user's program.

  • PDF

Distributed Moving Objects Management System for a Smart Black Box

  • Lee, Hyunbyung;Song, Seokil
    • International Journal of Contents
    • /
    • v.14 no.1
    • /
    • pp.28-33
    • /
    • 2018
  • In this paper, we design and implement a distributed, moving objects management system for processing locations and sensor data from smart black boxes. The proposed system is designed and implemented based on Apache Kafka, Apache Spark & Spark Streaming, Hbase, HDFS. Apache Kafka is used to collect the data from smart black boxes and queries from users. Received location data from smart black boxes and queries from users becomes input of Apache Spark Streaming. Apache Spark Streaming preprocesses the input data for indexing. Recent location data and indexes are stored in-memory managed by Apache Spark. Old data and indexes are flushed into HBase later. We perform experiments to show the throughput of the index manager. Finally, we describe the implementation detail in Scala function level.

Design and Effectiveness Analysis of Relational Logical BOM (Bill Of Material) Database using Repeated Join (반복 조인(Join)을 이용한 관계형 논리 부품구성표(BOM) 데이타 베이스 설계와 그 효용성 분석)

  • Lee, Gyeong-U;Jeong, Gi-Won
    • Asia pacific journal of information systems
    • /
    • v.2 no.1
    • /
    • pp.57-76
    • /
    • 1992
  • Material Requirement Planning(MRP) has been the most widely implemented large scale production management system in the manufacturing industry. Computerization of MRP systems involves, in general, Bill Of Material(BOM) explosion algolithms which usually takes heavy computation time. In order to improve the effectiveness of the MRP systems, we propose to build a logical BOM database in advance, which reflects the Join operations for the BOM explosion. It reduces the response time for the BOM indented explosion. It reduces the MRP processing time. It also increased main memory utilization.

  • PDF