Browse > Article

Workload-Driven Adaptive Log Block Allocation for Efficient Flash Memory Management  

Koo, Duck-Hoi (성균관대학교 정보통신공학부)
Shin, Dong-Kun (성균관대학교 정보통신공학부)
Publication Information
Journal of KIISE:Computer Systems and Theory / v.37, no.2, 2010 , pp. 90-102 More about this Journal
Abstract
Flash memory has been widely used as an important storage device for consumer electronics. For the flash memory-based storage systems, FTL (Flash Translation Layer) is used to handle the mapping between a logical page address and a physical page address. Especially, log buffer-based FTLs provide a good performance with small-sized mapping information. In designing the log buffer-based FTL, one important factor is to determine the mapping structure between data blocks and log blocks, called associativity. While previous works use static associativity fixed at the design time, we propose a new log block mapping scheme which adjusts associativity based on the run-time workload. Our proposed scheme improves the I/O performance about 5~16% compared to the static scheme by adjusting the associativity to provide the best performance.
Keywords
flash memory; flash translation layer; log buffer; hybrid mapping; embedded storage;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Park, W. M. Cheon, J. G. Kang, K. H. Roh, W. H. Cho, and J. S. Kim, "A Reconfigurable FTL (Flash Translation Layer) Architecture for NAND Flash-Based Applications," ACM Transactions on Embedded Computing Systems, vol.7, no.4, 2008.
2 Intel Corporation, "Understanding the flash translation layer(FTL) specification," http://developer.intel.com/.
3 CompactFlash Association. http://www.compactflash.org
4 Ban. Flash file system optimized for page-mode flash technologies. US Patent 5,937,425, Aug 10, 1999.
5 Ban. Flash file system. US Patent 5,404,485, Apr 4, 1995.
6 J. Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho, "A space-efficient flash translation layer for compact flash systems," IEEE Transactions on Consumer Electronics, vol.48, no.2, pp.366-375, 2002.   DOI   ScienceOn
7 S. W. Lee, D. J. Park, T. S. Chung, W. K. Choi, D. H. Lee, S. W. Park, and H. J. Song, "A log buffer based flash translation layer using fully associative sector translation," ACM Transactions on Embedded Computing Systems, vol.6, no.3, 2007.
8 Samsung Electronics, NAND Flash Memory Datasheet, http://www.samsung.com/Products/Semiconductor/ NANDFlash/SLC_LargeBlock/16Gbit/K9KA G08U0M/ds_k9xxg08uxm_rev10.pdf.
9 J. U. Kang, H. Jo, J. S. Kim, and J. Lee, "A superblock-based flash translation layer for NAND flash memory," in Proc. International Conference on Embedded Software, pp.161-170, 2006.
10 Z. Z. Liu, L. H. Yue, P. Wei, P. Q. Jin, and X. O. Xiang, "An Adaptive Block-Set Based Management for Large-Scale Flash Memory," In Proc. of the 2009 ACM Symp. on Applied Computing (SAC 2009), ACM Press, Hawaii, U.S.A., 2009.
11 Iozone Filesystem Benchmark, http://www.iozone.org