• Title/Summary/Keyword: Delay causes

Search Result 502, Processing Time 0.031 seconds

Measured Intensity Control Method of a Phase-shift Measurement Based Laser Scanner by using APD Bias Voltage Characteristic (위상 검출 방식 레이저 스캐너의 APD bias 전압 특성을 이용한 검출신호세기 제어 방법)

  • Jang, Jun-Hwan;Yoon, Hee-Sun;Hwang, Sung-Ui;Park, Kyi-Hwan
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.29 no.10
    • /
    • pp.1096-1100
    • /
    • 2012
  • In the phase-shift measurement method, the distance light travels can be obtained based on the phase difference between the reference signal and the measured signal. When the object having various colors is measured, the intensity of the measured signal much varies even at the same distance, and it causes different phase delay due to wide dynamic range input to a signal processing circuit. In this work, an measured intensity control method is proposed to solve this phase delay problem.

A Case of Ring Chromosome 21 with Multiple Congenital Anomalies (다발성 선천성 기형을 가진 21번 환(Ring) 염색체 1례)

  • Lee, Jun-Hwa;Seo, Eul-Ju
    • Clinical and Experimental Pediatrics
    • /
    • v.46 no.3
    • /
    • pp.291-294
    • /
    • 2003
  • Ring chromosome 21 causes a multitude of phenotypes, ranging from severe abnormalities to normal. The proposed mechanism of ring formation, breakage of both short and long arms of a chromosome with subsequent end to end fusion, remains unproven. We encountered a 4-year-old boy who presented developmental delay, microcephaly, micrognathia, hypertelorism, low-set ears, mild optic nerve hypoplasia, cleft lip and palate, scoliosis and left foot valgus, but normal brain MRI. Chromosome study from peripheral blood showed 46,XY, r(21)(p11.2q22.1) karyotype. The authors report the first case of ring chromosome 21 in Korea with a review of the literature.

Implementation of Radix-2 structure to reduce chip size (Chip면적 감소를 위한 Radix-2구조 구현)

  • 최영식;한대현
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 1999.05a
    • /
    • pp.407-410
    • /
    • 1999
  • Viterbi decoder is implemented with a Radix-4 architecture at 0.5$\mu\textrm{m}$ process even though the delay time of standard tell is big and it causes a bigger chip size. As process develops, the delay time of standard cells is getting smaller. Therefore, the requirement of speed and chip size is satisfied by using Radix-2 algorithm to implement Viterbi decoder.

  • PDF

Distributed generation protection technique to minimize the outage section (정전구간 최소화를 위한 분산전원 보호)

  • Kang, Yong-Cheol;Lee, Byung-Eun;Jin, Enshu;Hwang, Tae-Keun;Lee, Ji-Hoon;Cha, Sun-Hee;Park, Jong-Min;Zheng, Tai-Ying
    • Proceedings of the KIEE Conference
    • /
    • 2005.07a
    • /
    • pp.450-452
    • /
    • 2005
  • Distributed generation (DG) plays an important role in the power system nowadays. Over-current relay, widely used in the DG protection, causes a wide outage section and long time delay. This paper proposes a DG protection technique to minimize the outage section. The proposed method uses three directional over-current relays with time delay, which are connected to the point of common coupling. The method can minimize the outage section.

  • PDF

A study of web-based remote control systems using Java language

  • Park, Chuloh;Insung Song;Kyungkwan Ahn;Soonyong Yang;Lee, Byungryong
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2002.10a
    • /
    • pp.65.1-65
    • /
    • 2002
  • Recently, increased accessibility to the Internet makes it possible to access to Internet-connected devices easily. For this reason, anyone can reach and command any device that is connected to the network. But these teleoperation systems have several problems like the network time delay, data loss and development cost of an application for communication with each other. The network time delay phenomenon is the most important in teleoperation system, which disturbs a real time control. The loss data also causes some users not to send correct commands to device or not to receive correct information from devices. To develop an application to communicate between user and device, it needs a comp..

  • PDF

Optimal Design of Process-Inventory Network Considering Backordering Costs (역주문을 고려한 공정-저장조 망구조의 최적설계)

  • Yi, Gyeongbeom
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.20 no.7
    • /
    • pp.750-755
    • /
    • 2014
  • Product shortage which causes backordering and/or lost sales cost is very popular in chemical industries, especially in commodity polymer business. This study deals with backordering cost in the supply chain optimization model under the framework of process-inventory network. Classical economic order quantity model with backordering cost suggested optimal time delay and lot size of the final product delivery. Backordering can be compensated by advancing production/transportation of it or purchasing substitute product from third party as well as product delivery delay in supply chain network. Optimal solutions considering all means to recover shortage are more complicated than the classical one. We found three different solutions depending on parametric range and variable bounds. Optimal capacity of production/transportation processes associated with the product in backordering can be different from that when the product is not in backordering. The product shipping cycle time computed in this study was smaller than that optimized by the classical EOQ model.

An anti-filtering compensator design for a stable implementation of time delay controller (시간지연제어기를 안정하게 구현하기 위한 대향 필터링 보상기의 설계)

  • 문의준;이상열;이영철;이정훈
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1992.10a
    • /
    • pp.1034-1039
    • /
    • 1992
  • Time Delay Controller(TDC) is a model following controller which uses input and output values and state variables to estimate additional quantity of dynamics due to external disturbances and/or model parameters variation at some past instant. TDC is very robust against parametric uncertainty whil it is not robust against unmodeled dynamics even showing instability. To solve this problem a stability anlysis is performed and a compensation technique using reduced order observer, Anti-Filtering Compensator(AFC), is proposed for a case in which the high order kinown dynamics is deliberately ignored. If the ignored dynamics causes instability of the TDC control system, AFC is shown to be indispensible fot a stable implementation of TDC.

  • PDF

Process Optimization Method Based on Emergency Construction Work Scenario (돌관공사 시나리오 기반 공정관리 최적화 방안)

  • Lee, Si-Hyun;Lee, Seung-hak;Woo, Mi-Sun;Son, Jae-Ho
    • Proceedings of the Korean Institute of Building Construction Conference
    • /
    • 2015.05a
    • /
    • pp.117-118
    • /
    • 2015
  • These days buildings have more possibilities to occur construction delay as many variables and risks are inherent in them due to the enlargement and complexity. When a project is delayed, it generates extra working expenses and this causes a dispute between the employer and the constructor. Most construction sites conduct emergency construction work to recover the delay of the project duration. When an emergency construction is carried out in the actual construction site, it's necessary to utilize and distribute the proper working groups based on the procedure of successor and predecessor. Many constructions, however, have been going only with more number of work forces and working time. This study suggests a process management optimization plan with an application of emergency construction scenario by using linear programing.

  • PDF

Delays and its Analysis: Indian Residential Construction Projects

  • Metha, Rakesh L.;Gaikwad, Suraj V.
    • Journal of Construction Engineering and Project Management
    • /
    • v.7 no.4
    • /
    • pp.20-28
    • /
    • 2017
  • In almost every construction project, delay is an inevitable yet controllable phenomenon. The Indian construction industry encounters an enormous amount of delays in projects. Delay affects both time and money in the forms of schedule and cost overruns, respectively. Due to impressive and dynamic growth in the Indian construction sector, planned efforts are essential to limit these undesirable delays. On account of the surge in the rate of residential building construction, the task of identification and analysis of the delays in residential projects in India has been attempted by the authors. A questionnaire survey was conducted involving 100 stakeholders. Further analysis included an Importance Index to rank the identified delays, Principle Component Analysis for advanced statistical analysis, and Correlation Analysis to check the extent of agreement amongst stakeholders. Conclusions drawn with reference to the analysed data eventually reflected finance-related issues, as well as labour related problems as the dominating causes of delays. The aim of the research is to provide insight to the construction stakeholders and researchers, on an international scale, with the obtained results.

Scheduling Performance Evaluation and Testing Functions of a Connection-Oriented Packet Switching Processor (연결지향형 패킷교환 처리기의 스케줄링 성능평가 및 시험 방안 연구)

  • Kim, Ju-Young;Choi, Ki-Seok
    • Journal of Korean Institute of Industrial Engineers
    • /
    • v.40 no.1
    • /
    • pp.135-139
    • /
    • 2014
  • In a connection-oriented packet switching network, the data communication starts after a virtual circuit is established between source and destination. The virtual circuit establishment time includes the queue waiting times in the direction from source to destination and the other way around. We use this two-way queueing delay to evaluate scheduling policies of a packet switching processor through simulation studies. In this letter, we also suggest user testing functions for the packet switching processor to manage virtual circuits. By detecting error causes, the user testing helps the packet switching processor provide reliable connection-oriented services.