• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.42 no.9 s.339
• /
• pp.61-72
• /
• 2005

This paper proposes a method which efficiently allocates decoupling capacitance to reduce power supply noise at the floorplan level. We observe problems of previous approach that the decoupling capacitance of each module was overestimated and the power supply noises of modules were changed by inserting additional area for decoupling capacitance, and then suggest a new approach. And, we also present a simple heuristic method which can effectively allocate white space modules for decoupling capacitance area within more faster time instead of LP technique. Experimental results show that our approach can reduce the area of decoupling capacitance to average 7.9 percent compared with Zhao's approach in [4]. Therefore both total area and wire length of nniflm result are decreased. Also, we confirm that our approach solves well the problem caused by inserting additional area. In execution time comparison, our approach shows average 11.6 percent improvement.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.24 no.3
• /
• pp.181-190
• /
• 2019

Active power decoupling circuits have emerged to eliminate the inherent second-order ripple power in a single-phase power conversion system. This study proposes a design method to determine the optimal capacitance for active power decoupling circuits to achieve high power density. Minimum capacitance is derived by analyzing ripple power in a passive power decoupling circuit, a buck-type circuit, and a capacitor-split-type circuit. Double-frequency ripple power decoupling capabilities are also analyzed in three decoupling circuits under a 3.3 kW load condition for a battery charger application. To verify the proposed design method, the performance of the three decoupling circuits with the derived minimum capacitance is compared and analyzed through the results of MATLAB -Simulink and hardware-in-the-loop simulations.

• Proceedings of the KIPE Conference
• /
• 2012.11a
• /
• pp.137-138
• /
• 2012

In this paper, three-port flyback inverter with Active Power Decoupling(APD) circuit is analyzed. Conventional flyback inverter with passive power decoupling circuit needs the electrolytic capacitor with large capacitance for decoupling between constant DC power and instantaneous AC power. However the electrolytic capacitor has low lifespan about 50000 to 100000 hours. So the active power decoupling techniques are applied to reduce input capacitance of flyback inverter. Thus the overall system can achieve smaller size and longer lifespan. Proposed three-port flyback inverter is verified by design optimization, simulation and experimental result.

• Journal of Power Electronics
• /
• v.13 no.4
• /
• pp.558-568
• /
• 2013

In this paper, a new decoupling technique for a flyback inverter using an active power decoupling circuit with auxiliary winding and a novel switching pattern is proposed. The conventional passive power decoupling method is applied to control Maximum Power Point Tracking (MPPT) efficiently by attenuating double frequency power pulsation on the photovoltaic (PV) side. In this case, decoupling capacitor for a flyback inverter is essentially required large electrolytic capacitor of milli-farads. However using the electrolytic capacitor have problems of bulky size and short life-span. Because this electrolytic capacitor is strongly concerned with the life-span of an AC module system, an active power decoupling circuit to minimize input capacitance is needed. In the proposed topology, auxiliary winding defined as a Ripple port will partially cover difference between a PV power and an AC Power. Since input capacitor and auxiliary capacitor is reduced by Ripple port, it can be replaced by a film capacitor. To perform the operation of charging/discharging decoupling capacitor $C_x$, a novel switching sequence is also proposed. The proposed topology is verified by design analysis, simulation and experimental results.

• Journal of Electrical Engineering and Technology
• /
• v.13 no.2
• /
• pp.677-687
• /
• 2018

This paper presents a novel power decoupling control scheme with the bidirectional buck-boost converter for primary-side regulation photovoltaic (PV) micro-inverter. With the proposed power decoupling control scheme, small-capacitance film capacitors are used to overcome the life-span and reliability limitations of the large-capacitance electrolytic capacitors. Then, an improved flyback PV inverter is employed in continuous conduction mode with primary-side regulation for the PV power conditioning. The proposed power-decoupling controller shares the reference for primary side current regulation of the flyback PV inverter. The decoupling controller shapes the input current of the bidirectional buck-boost converter. The shared reference eliminates the phase-delay between the input current to the bidirectional buck-boost converter and the double frequency current at the PV primary current. The elimination of the phase-delay in dynamic response enhances the ripple rejection capability of the power decoupling buck-boost converter even with small film capacitor. With proposed power decoupling control scheme, the additional advantage of the primary-side regulation of flyback PV inverter is that there is no need to have an extra current sensor for obtaining the ripplecurrent reference of the decoupling current-controller of the power-decoupling buck-boost converter. Therefore, the proposed power decoupling control scheme is cost-effective as well as the size benefit. A new transient analysis is carried out which includes the source voltage dynamics instead of considering the source voltage as a pure voltage source. For verification of the proposed control scheme, simulation and experimental results are presented.

• Proceedings of the KIPE Conference
• /
• 2012.07a
• /
• pp.486-487
• /
• 2012

In this paper, novel three-port active power decoupling (APD) method for applying 250[W] micro-inverter. This type using third port for active power decoupling stores the surplus energy and supplies sufficient energy to grid. Conventional decoupling circuit is applied in single phase grid connected micro-inverter especially single-stage configuration like flyback-type DC-AC inverter. In this passive power decoupling method, electrolytic capacitor with large capacitance is needed for decoupling from constant DC power and instantaneous AC power. However the decoupling capacitor is replaced with film capacitor by using APD, thus the overall system can achieve smaller size and long lifespan. Proposed three-port flyback inverter is verified by design and simulation.

• Proceedings of the IEEK Conference
• /
• 2007.07a
• /
• pp.437-438
• /
• 2007

In this paper a embedded decoupling capacitor design with gap structure will be discussed. A novel structure is modeling and analization by High Frequency Structure Simulator (HFSS). Proposed capacitor have $2m{\times}2m$ in rectangular shape. The film thickness of copper/dielectric film/substrate is respectively 35um/20um/35um. A dielectric layer of BaTiO3/epoxy has the relative permittivity of 25. Compare of the planar decoupling capacitor, capacitance densities of this structure in the range of $55{\mu}F$/mm2 have been obtained with 50um gap while capacitance densities of planar structure $55{\mu}F$/mm2 in the same size. The frequency dependent behavior of capacitors is numerically extracted over a wide frequency bandwidth 500MHz-7GHz. The decoupling capacitor can work at high frequency band increasing the gap size.

• Proceedings of the KIPE Conference
• /
• 2012.11a
• /
• pp.103-104
• /
• 2012

In the AC module system, mismatch problem between AC power and constant input power is occurred. To solve this problem, electrolytic capacitor is utilized for diminishing power pulsation in PV side. However, it has disadvantages of low life span and weak in temperature. Decoupling method has been studied to reduce the capacitance and replaces electrolytic capacitor to film capacitor. This paper proposes design method for decoupling circuit which bidirectional DC-DC converter using soft switching. Proposed system is verified by design optimization and simulation results.

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.246-247
• /
• 2017

단상 ac/dc, dc/ac 시스템의 경우, ac와 dc사이의 전력 불균형으로 인해 double line frequency ripple power가 발생한다. 이는 harmonic disturbance을 야기시킨다. 일반적으로 전력 리플을 줄이기 위하여 dc-link에 용량이 큰 전해 커패시터를 사용하는데, 용량이 큰 전해 커패시터는 높은 equivalent series resistance(ESR)을 가지며, 상대적으로 짧은 수명을 갖는 한계를 갖는다. 본 논문은 active power decoupling을 추가함으로써 전해 커패시터를 용량이 작은 필름 커패시터로 대체한 회로 구조를 제시한다. 그리고 dc-link 커패시터 선정방법, 설계한 제어기의 성능과 부하 변동에 따른 실험을 PSIM 시뮬레이션으로 확인하고 실험을 통해 검증한다.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.41 no.1
• /
• pp.71-80
• /
• 2004

A new SSN(Simultaneous Switching Noise) model is presented, which can afford to investigate SSN due to integrated circuit package. It is shown that previous SSN models are not accurate enough to be practical since they do not take decoupling capacitor into account. In this paper, a new SSN model including the decoupling capacitor is developed. It is verified that the model has excellent agreement(within $5\%$ error) with HSPICE simulation which employs TSMC 0.18um CMOS process technology.