• Title/Summary/Keyword: Current Collector

Search Result 256, Processing Time 0.033 seconds

Junction Temperature Prediction of IGBT Power Module Based on BP Neural Network

  • Wu, Junke;Zhou, Luowei;Du, Xiong;Sun, Pengju
    • Journal of Electrical Engineering and Technology
    • /
    • v.9 no.3
    • /
    • pp.970-977
    • /
    • 2014
  • In this paper, the artificial neural network is used to predict the junction temperature of the IGBT power module, by measuring the temperature sensitive electrical parameters (TSEP) of the module. An experiment circuit is built to measure saturation voltage drop and collector current under different temperature. In order to solve the nonlinear problem of TSEP approach as a junction temperature evaluation method, a Back Propagation (BP) neural network prediction model is established by using the Matlab. With the advantages of non-contact, high sensitivity, and without package open, the proposed method is also potentially promising for on-line junction temperature measurement. The Matlab simulation results show that BP neural network gives a more accuracy results, compared with the method of polynomial fitting.

Characterization of Electric Double-Layer Capacitors with Carbon Nanotubes Directly Synthesized on a Copper Plate as a Current Collector (구리 집전판에 직접 합성한 탄소나노튜브의 전기이중층 커패시터 특성)

  • Jung, Dong-Won;Lee, Chang-Soo;Park, Soon;Oh, Eun-Souk
    • Korean Journal of Metals and Materials
    • /
    • v.49 no.5
    • /
    • pp.419-424
    • /
    • 2011
  • Carbon nanotubes (CNTs) were directly synthesized on a copper (Cu) plate as a current collector by the catalytic thermal vapor deposition method for an electric double-layer capacitor (EDLC) electrode. The diameters of vertically aligned CNTs grown on the Cu plate were 20~30 nm. From cyclic voltammetry (CV) results, the CNTs/Cu electrode showed high specific capacitance with typical profiles of EDLCs. Rectangularshaped CV curves suggested that the CNTs/Cu electrode could be an excellent candidate for an EDLC electrode. The specific capacitances were in a range of 25~75 F/g with a scan rate of 10~100 mV/s and KOH electrolyte concentration 1~6 M, and were maintained up to 1000 charge/discharge cycles due to strong adhesion between the Cu substrate and the CNTs.

Sintering prevention of Ag by the addition of 2-dimensional nanosheet (2차원 구조 나노시트의 첨가를 통한 Ag의 치밀화 방지)

  • Lee, Sang Eun;Park, Hee Jung
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.32 no.2
    • /
    • pp.51-54
    • /
    • 2022
  • The physical properties of the noble metal current-collector used for fuel cells are greatly influenced by the material porosity. Therefore, increasing the porosity of the material studies has attracted much attention. One of the most representative strategies is to use porosity additives in sintering materials. The conventional porosity additive had a threedimensional structure of a spherical powder. In this study, porosity additive with 2-dimensional (2D) nanosheet was used to decrease the sintering density of Ag current-collector and its effect was confirmed. As a 2D layered structure material, 1 nm-thick RuO2 nanosheets were used as porosity additives.

Calculation of Forward Voltage Drop of IGBTs (IGBT 순방향 전압강하의 계산)

  • Choe, Byeong-Seong;Jeong, Sang-Gu
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.49 no.3
    • /
    • pp.161-164
    • /
    • 2000
  • A simple methode for calculating the forward voltage drop of IGBTs is presented, on the voltage drops on the p+ body, the reverse biased depletion region between p+body and epi-layer, the epi layer, and the forward biased collector junction. The decrease of the total current density in the epi layer near the p+ body is taken into account. The proposed methode allows a simple but accurate determination of the forward voltage drop in IGBTs, avoiding the complex path taken in the previous model for the forward voltage drops on channel, accumulation region, and epi region. Numerical simulations for 1kV NPT-IGBT with a uniformly doped collector are shown to support the analytical results.

  • PDF

Analytical Delay-Time Modeling of BICMOS Buffere (BICMOS 버퍼의 해석적 지연시간 모델링)

  • 이희덕;조인성;한철희
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.30B no.1
    • /
    • pp.38-44
    • /
    • 1993
  • A model for BICMOS buffer switching operation is presented, including the influence of bipolar base transit time and collector-base capacitances. A closed-form solution for the propagation delay-time is obtained assuming low level injection and channel velocity limitation. For the high level injection case, the delay-times are numerically obtained using effective current gain. These results are compared with those by HSPICE simulation, which shows good agreement. It is noted that the collector-base capacitance strongly affects the delay-time. The effects of voltage scaling are also investigated, which shows the model can be applied for the reduced supply voltages.

  • PDF

Extracting and Characterization of the Base Resistance based on Analysis of the Equivalent Noise Circuit for Common Collector (공통컬렉터 잡음등가회로 해석에 의한 베이스저항의 추출 및 특성)

  • Gu, Hoe-U;Lee, Gi-Yeong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.37 no.2
    • /
    • pp.1-4
    • /
    • 2000
  • We presented a method for extracting the base resistance r/sun bb/ based on analysis of the equivalent noise circuit for common collector. Measurements were conducted on devices with poly-emitter structure fabricated by BiCMOS process. Base resistance measurements have been performed for different base currents and structure. For low base current it is shown that the experimental data agree with theoretical expectations.

  • PDF

Nanopottery: coiling of electrospun nanojets (나노스케일 도예 기법: 전기 방사된 나노젯의 코일링)

  • Kim, Sung-Ho;Chang, Young-Soo;Kim, Ho-Young
    • Proceedings of the KSME Conference
    • /
    • 2008.11a
    • /
    • pp.1863-1868
    • /
    • 2008
  • In an electrospinning process, nanofibers are produced from a droplet of a viscoelastic polymer solution subjected to strong electric field. To date, intrinsic bending instability of the electrical jets has resulted in random piles of nanofibers on a grounded collector plate. Here we report a novel electrospinning process where a hollow micropillar is constructed by the coiling of nanofibers on a sharp grounded collector. We show that the hollow microstructure formation can be explained by the viscous fluid rope coiling theory. The current process can be employed for the fabrication of three-dimensional scaffolds for cell culturing and the three-dimensional nanoprinting.

  • PDF

Characterization of Hot Electron Transistors Using Graphene at Base (그래핀을 베이스로 사용한 열전자 트랜지스터의 특성)

  • Lee, Hyung Gyoo;Kim, Sung Jin;Kang, Il-Suk;Lee, Gi Sung;Kim, Ki Nam;Koh, Jin Won
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.29 no.3
    • /
    • pp.147-151
    • /
    • 2016
  • Graphene has a monolayer crystal structure formed with C-atoms and has been used as a base layer of HETs (hot electron transistors). Graphene HETs have exhibited the operation at THz frequencies and higher current on/off ratio than that of Graphene FETs. In this article, we report on the preliminary results of current characteristics from the HETs which are fabricated utilizing highly doped Si collector, graphene base, and 5 nm thin $Al_2O_3$ tunnel layers between the base and Ti emitter. We have observed E-B forward currents are inherited to tunneling through $Al_2O_3$ layers, but have not noticed the Schottky barrier blocking effect on B-C forward current at the base/collector interface. At the common-emitter configuration, under a constant $V_{BE}$ between 0~1.2V, $I_C$ has increased linearly with $V_{CE}$ for $V_{CE}$ < $V_{BE}$ indicating the saturation region. As the $V_{CE}$ increases further, a plateau of $I_C$ vs. $V_{CE}$ has appeared slightly at $V_{CE}{\simeq}V_{BE}$, denoting forward-active region. With further increase of $V_{CE}$, $I_C$ has kept increasing probably due to tunneling through thin Schottky barrier between B/C. Thus the current on/off ration has exhibited to be 50. To improve hot electron effects, we propose the usage of low doped Si substrate, insertion of barrier layer between B/C, or substrates with low electron affinity.

A BJT Structure with High-Matching Property Fabricated Using CMOS Technology (CMOS 기술을 기반으로 제작된 정합 특성이 우수한 BJT 구조)

  • Jung, Yi-Jung;Kwon, Hyuk-Min;Kwon, Sung-Kyu;Jang, Jae-Hyung;Kwak, Ho-Young;Lee, Hi-Deok
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.49 no.5
    • /
    • pp.16-21
    • /
    • 2012
  • For CMOS based bipolar junction transistor (BJT), a novel BJT structure which has higher matching property than conventional BJT structure was proposed and analyzed. The proposed structure shows a slight decrease of collector current density, $J_C$ about 0.361% and an increase of current gain, ${\beta}$ about 0.166% compared with the conventional structure. However, the proposed structure shows a decrease of area about 10% the improvement of matching characteristics of collector current ($A_{IC}$) and current gain ($A_{\beta}$) about 45.74% and 38.73% respectively. The improved matching characteristic of proposed structure is believed to be mainly due to the decreased distance between two emitters of pair BJTs, which results in the decreased effect of deep n-well of which resistance has the higher standard deviation than the other resistances.

Adhesion Layer 사용으로 인한 Si Thin Film Anode 전극의 신뢰성 향상

  • O, Min-Seop;Song, Yeong-Hak;U, Chang-Su;Jeong, Jun-Ho;Hyeon, Seung-Min;Lee, Hu-Jeong
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2013.02a
    • /
    • pp.681-682
    • /
    • 2013
  • 전기는 우리 주변의 에너지 형태 중에서 가장 편리하고 광범위하게 사용되고 있다. 이러한 전기는 전자제품, 전기자동차, 에너지 저장 플랜트 등 매우 많은 분야에서 저장되고 사용되고 있다. 특히 에너지 저장 용량의 확대는 휴대폰, 노트북 PC 등 휴대용 IT 기기의 성장에 결정적인 역할을 하였다. 가볍고 작으면서도 고용량의 전기 에너지 저장 장치가 없었다면, 통신이나 인터넷 그리고 오락 등 다양한 기능을 작은 휴대용 기기에 구현할 수 없었을 것이다. 그러나 시간이 흐를수록 기기의 요구 성능이 높아지고 소비자의 니즈가 더욱더 다양해지고 고도화될수록 단일 부품으로 가장 큰 부피를 차지하는 에너지 저장 장치의 용량과 디자인은 점점 중요해지고 있다. 이러한 에너지 저장 장치에서 가장 친숙한 형태는 2차 전지 계열이다. 납 축전지를 비롯하여, 니켈수소, 니켈카드뮴, electrochemical capacitor와 Li ion 계열 등이 대표적이다. 특히 Li ion 배터리는 모바일, 자동차 및 에너지 저장 그리드 등과 같은 다양한 분야에 가장 많이 적용되고있다. Li ion 배터리에 대하여 현재의 핵심적인 연구분야는 전극 재료(cathode, anode)와 electrolyte에 대한 것이다. Anode 전극 재료 중에서 가장 많이 사용되는 재료는 카본을 기반으로 하는 재료로 안정성에 대한 장점이 있지만 에너지 밀도가 낮다는 단점이 있다. 에너지 저장 용량 증가에 대한 필요성이 증가하기 때문에 현재 많이 사용되고 있는 에너지 밀도가 낮은 카본 재료를 대체하기 위해서 이론 용량이 높다고 알려진 실리콘과 같은 메탈이나 주석 산화물과 같은 천이 금속 산화물에 대하여 많은 연구가 진행되고 있다. 특히 현재까지 알려진 많은 재료 중에서 가장 큰 capacity (~4,000 mAh/g)를 가지고 있다고 알려진 실리콘이 카본의 대체 재료로 많은 연구가 진행되고 있다. 그러나, Li 과 반응을 하며 약 300~400%에 달하는 부피팽창이 발생하고, 이러한 부피 팽창 때문에 충 방전이 진행됨에 따라 current collector로부터 박리되는 현상을 보여 빠른 용량 감소를 보여주고 있다. 본 연구에서는 adhesion layer를 current collector와 실리콘 전극 재료 사이에 삽입하여 충 방전 시 부피팽창에 의한 미세구조의 변화와 electrochemical 특성에 대한 영향을 알아보았다. 실험에 사용한 anode 전극은 상용 Cu foil current collector에 RF/DC magnetron 스퍼터링을 통해 다양한 종류(Ti, Ta 등)의 adhesion layer과 200 nm 두께의 Si 박막을 증착하였다. 또한 Bio-logic Potentiostat/ Galvanostat VMP3 와 WanAtech automatic battery cycler 장비를 사용하여 0.2 C-rate로 half-cell 타입의 코인 셀로 조립한 전극에 대한 충 방전 실험을 진행하였다. Adhesion layer의 사용으로 인해 실리콘 박막과 Cu current collector 사이의 박리 현상을 줄여줄 수 있었고, 충 방전 시 Cu 원자의 실리콘 박막으로의 확산을 통한 brittle한 Cu-Si alloy 형성을 막아 줄 수 있어 큰 특성 향상을 확인할 수 있었다. 또한, 리튬과 실리콘의 반응을 통한 형태와 미세구조 변화를 SEM, TEM 등의 다양한 장비를 사용하여 확인하였고, 이를 통해 adhesion layer의 사용이 전극의 특성향상에 큰 영향을 끼쳤다는 것을 확인할 수 있었다.

  • PDF