• 전력전자학회논문지
• /
• 제24권1호
• /
• pp.56-61
• /
• 2019

In this study, a reduction method of leakage current in a three-level photovoltaic power-conditioning system (PCS) is proposed and verified by simulation and experiment. Leakage current generation is analyzed through an equivalent model of the common mode voltage considering a significant parasitic capacitance existing between the photovoltaic array and ground. A leakage current reduction method using pulse-width modulation (PWM) method is also proposed, and a 10-kW three-level photovoltaic PCS simulation and experiment is performed with a $1{\mu}F$ parasitic capacitor based on 100 nF/kW. The proposed method using the PWM method is verified to reduce the leakage current by 73% compared with the conventional PWM method.

• 전력전자학회논문지
• /
• 제28권1호
• /
• pp.1-7
• /
• 2023

A grid-connected 3-level NPC inverter is a power conversion device that connects renewable energy generators, such as photovoltaic or wind turbines to the grid. Although many studies have focused on this inverter, commercializing it requires strictly satisfying various safety and power quality-related standards. Among many standards, leakage current and grid current total harmonic distortion(THD) can be affected by external factors such as installation environment, aging, and grid conditions. Hence, inverter operations that can satisfy these standards need to be explored. In this study a 3-level NPC inverter operation algorithm using the Phase Opposition Disposition-PWM method that can effectively reduce leakage current and switching frequency adjustment to reduce THD effectively has been proposed.

• 대한전자공학회논문지SD
• /
• 제43권12호
• /
• pp.81-88
• /
• 2006

본 논문에서는 새로운 선형 연산 트랜스컨덕턴스 증폭기(OTA)를 제안한다. OTA의 선형성 향상을 위해 이동도 보상 회로와 공통모드 전압 조절기법을 적용했다. 이동도 보상 회로는 각각 트라이오드와 서브스레쉬홀드 영역에서 동작하는 트랜지스터의 경로를 연결하여 이동도 감소를 보상한다. 공통모드 전압 조절기법은 공통모드 피드백(CMFB)과 공통모드 피드포워드(CMFF)로 구성된다. 제안된 기술은 넓은 입력전압 스윙 범위에서 향상된 Gm의 선형성을 나타낸다. 제안된 OTA는 ${\pm}1.1V$의 입력전압 스윙 범위 내에서 ${\pm}1%$의 Gm변화율을 갖고 총고조파 왜곡(THD)은 -73dB 이하이다. 제안된 OTA는 $0.35{\mu}m$ n-well CMOS 공정에서 공급전압이 3.3V를 갖도록 설계되었다.

• Journal of Power Electronics
• /
• 제15권2호
• /
• pp.504-517
• /
• 2015

This paper presents a novel switching voltage model and an offset-based pulse width modulation (PWM) scheme for multilevel inverters with unbalanced DC sources. The switching voltage model under a DC voltage imbalance will be formulated in general form for multilevel neutral-point-clamped topologies. Analysis of the reference switching voltages from active and non-active switching voltage components in abc coordinates can enable voltage implementation for an unbalanced DC-source condition. Offset voltage is introduced as an indispensable variable in the switching voltage model for multilevel voltage-source inverters. The PWM performance is controlled through the design of two offset components in a subsequence. One main offset may refer to the common mode voltage, and the other offset restricts its effect on the quality of PWM control in related DC levels. The PWM quality can be improved as the switching loss is reduced in a discontinuous PWM mode by setting the local offset, which is related to the load currents. The validity of the proposed algorithm is verified by experimental results.

• Journal of Power Electronics
• /
• 제17권1호
• /
• pp.136-148
• /
• 2017

In recent years, voltage source multilevel converters are very popular in medium/high-voltage industrial applications, among which the NPC/H-Bridge converter is a popular solution to the medium/high-voltage drive systems. The conventional finite control set model predictive control (FCS-MPC) strategy is not practical for multilevel converters due to their substantial calculation requirements, especially under high number of voltage levels. To solve this problem, a hierarchical model predictive voltage control (HMPVC) strategy with referring to the implementation of g-h coordinate space vector modulation (SVM) is proposed. By the hierarchical structure of different cost functions, load currents can be controlled well and common mode voltage can be maintained at low values. The proposed strategy could be easily expanded to the systems with high number of voltage levels while the amount of required calculation is significantly reduced and the advantages of the conventional FCS-MPC strategy are reserved. In addition, a HMPVC-based field oriented control scheme is applied to a drive system with the NPC/H-Bridge converter. Both steady-state and transient performances are evaluated by simulations and experiments with a down-scaled NPC/H-Bridge converter prototype under various conditions, which validate the proposed HMPVC strategy.

• 한국콘텐츠학회논문지
• /
• 제6권3호
• /
• pp.38-45
• /
• 2006

본 논문은 LCD driver IC의 전송선 당 데이터 전송률을 2배로 하기 위한 이중 저전압 차동신호 전송 (DLVDS) 회로를 제안한다. 제안된 회로에서는 2-비트 데이터를 하나의 송신기에서 입력 받고, 2-비트 데이터를 듀얼레벨을 갖는 차동신호로 전송한다. 따라서 기존의 저전압 차동신호 전송기법(LVDS)의 특징을 유지하면서 2-비트 데이터를 2개의 전송선을 통하여 전송할 수 있다. 제안된 송신기는 전류원 피드백 회로를 이용하여 출력의 공통모드 바이어스 흔들림을 보상했다. 그리하여 기존의 회로의 입력 바이어스와 기준 바이어스 전압 차이로 출력의 공통모드 바이어스 흔들림이 발생하는 문제가 해결되었다. 수신기에서는 디코드 회로를 통해 원래의 2-비트 입력 데이터를 복원할 수 있다. 제안된 회로는 $0.25{\mu}m$ CMOS 공정으로 설계하였고, 시뮬레이션 결과 1-Gbps/2-line의 전송률을 갖고, 2.5V의 전원에서 35-mW의 전력소모를 나타냈다.

• 한국전기전자재료학회논문지
• /
• 제23권4호
• /
• pp.267-272
• /
• 2010

In this paper, a Gm-C LPF utilizing common-mode feedforward (CMFF) CMOS inverter type operational transconductance amplifier (OTA) has been designed and verified by circuit simulations. The CMFF CMOS inverter OTA was optimized for wide input linearity and low current consumption using a standard 0.18 ${\mu}m$ CMOS process; gm of 100 ${\mu}S$ and current of 100 ${\mu}A$ at supplied voltage of 1.3 V. Using this optimized CMFF CMOS inverter type OTA, an elliptic 5th order Gm-C LPF for GPS specifications was designed. Gain and frequency tuning of the LPF was done by changing the internal supply voltages. The designed Gm-C LPF gave pass-band ripple of 1.6 dB, stop-band attenuation of 60.8 dB, current consumption of 0.60 mA at supply voltage of 1.2 V. The gain and frequency characteristics of designed Gm-C LPF was unchanged even though the input common-mode voltage is varied.

• KIEE International Transaction on Electrical Machinery and Energy Conversion Systems
• /
• 제2B권3호
• /
• pp.115-124
• /
• 2002

This paper presents an active auxiliary edge-resonant DC link snubber with a ringing surge damper and a three-phase voltage source type zero voltage soft-switching inverter with the resonat snubber treated here for the AC servo motor driver applications. The operation of the active auxiliary edge-resonant DC link snubber circuit with PWM voltage is described, together with the practical design method to select its circuit parameters. The three-phase voltage source type soft-switching inverter with a single edge-resonant DC link snubber treated here is evaluated and discussed for the small-scale permanent magnet (PM) type-AC servo motor driver from an experimental point of view. In addition to these, the AC motor stator current and its motor speed response for the proposed three-phase soft-switching inverter employing Intelligent Power Module(IPM) based on IGBTS are compared with those of the conventional three-phase hard-switching inverter using IPM. The practical effectiveness of the three-phase soft-switching inverter-fed permanent magnet type AC motor speed tracking servo driver is proven on the basis of the common mode current in a novel type three-phase soft-switching inverter-fed AC motor side and the conductive noise on the mains terminal interface voltage as compared with those of the conventional three-phase hard-switching inverter-fed permanent magnet type AC servo motor driver for the speed tracking applications.

• Journal of Power Electronics
• /
• 제19권2호
• /
• pp.403-412
• /
• 2019

Aiming at the problems of large dv/dt and di/dt in traditional single-ended converters and high electromagnetic interference (EMI) noise levels, a single-ended isolated converter using the secondary resonance technique is proposed in this paper. In the proposed converter, the voltage stress of the main power switch can be reduced and the voltage across the output diode is clamped to the output voltage when compared to the conventional flyback converter. In addition, the peak current stress through the main power switch can be decreased and zero current switching (ZCS) of the output diode can be achieved through the resonance technique. Moreover, the EMI noise coupling path and an equivalent model of the proposed converter topology are presented through the operational principle of the proposed converter. Analysis results indicate that the common mode (CM) EMI noise and the differential mode (DM) EMI noise of such a converter are deduced since the frequency spectra of the equivalent controlled voltage sources and controlled current source are decreased when compared with the traditional flyback converter. Furthermore, appropriate parameter selection of the resonant circuit network can increase the equivalent impedance in the EMI coupling path in the low frequency range, which further reduces the common mode interference. Finally, a simulation model and a 60W experimental prototype of the proposed converter are built and tested. Experimental results verify the theoretical analysis.

• 전력전자학회논문지
• /
• 제17권6호
• /
• pp.546-552
• /
• 2012

This paper presents an active anti-islanding detection method using negative sequence voltage injection to the grid through a three-phase photovoltaic inverters. Because islanding operation mode can cause a variety of problems, the islanding detection of grid-connected photovoltaic inverter is the mandatory feature. The islanding mode is detected by measuring the magnitude of negative sequence impedance calculated by the negative sequence voltage and current at the point of common coupling. Simulation and experimental test are performed to verify the effectiveness of the proposed method which can detect the islanding mode in the specified time. The test has been done in accordance with the condition on IEEE Std 929-2000.