• Title/Summary/Keyword: Chip on chip technology

Search Result 1,644, Processing Time 0.029 seconds

Voltage-Mode 1.5 Gbps Interface Circuits for Chip-to-Chip Communication

  • Lee, Kwang-Jin;Kim, Tae-Hyoung;Cho, Uk-Rae;Byun, Hyun-Geun;Kim, Su-Ki
    • ETRI Journal
    • /
    • v.27 no.1
    • /
    • pp.81-88
    • /
    • 2005
  • In this paper, interface circuits that are suitable for point-to-point interconnection with an over 1 Gbps data rate per pin are proposed. To achieve a successful data transfer rate of multi-gigabits per-second between two chips with a point-to-point interconnection, the input receiver uses an on-chip parallel terminator of the pass gate style, while the output driver uses the pullup and pulldown transistors of the diode-connected style. In addition, the novel dynamic voltage level converter (DVLC) has solved such problems as the access time increase and valid data window reduction. These schemes were adopted on a 64 Mb DDR SRAM with a 1.5 Gbps data rate per pin and fabricated using a 0.10 ${\mu}m$ dual gate oxide CMOS technology.

  • PDF

VLSI Implementation of H.264 Video Decoder for Mobile Multimedia Application

  • Park, Seong-Mo;Lee, Mi-Young;Kim, Seung-Chul;Shin, Kyoung-Seon;Kim, Ig-Kyun;Cho, Han-Jin;Jung, Hee-Bum;Lee, Duk-Dong
    • ETRI Journal
    • /
    • v.28 no.4
    • /
    • pp.525-528
    • /
    • 2006
  • In this letter, we present a design of a single chip video decoder called advanced mobile video ASIC (A-MoVa) for mobile multimedia applications. This chip uses a mixed hardware/software architecture to improve both its performance and its flexibility. We designed the chip using a partition between the hardware and software blocks, and developed the architecture of an H.264 decoder based on the system-on-a-chip (SoC) platform. This chip contains 290,000 logic gates, 670,000 memory gates, and its size is $7.5\;mm{\times}7.5\;mm$ (using 0.25 micron 4-layers metal CMOS technology).

  • PDF

Hybridization by an Electrical Force and Electrochemical Genome Detection Using an Indicator-free DNA on a Microelectrode-array DNA Chip

  • Choi, Yong-Sung;Lee, Kyung-Sup;Park, Dae-Hee
    • Bulletin of the Korean Chemical Society
    • /
    • v.26 no.3
    • /
    • pp.379-383
    • /
    • 2005
  • This research aims to develop DNA chip array without an indicator. We fabricated microelectrode array by photolithography technology. Several DNA probes were immobilized on an electrode. Then, indicator-free target DNA was hybridized by an electrical force and measured electrochemically. Cyclic-voltammograms (CVs) showed a difference between DNA probe and mismatched DNA in an anodic peak. Immobilization of probe DNA and hybridization of target DNA could be confirmed by fluorescent. This indicator-free DNA chip microarray resulted in the sequence-specific detection of the target DNA quantitatively ranging from $10^{-18}\;M\;to\;10^{-5}$ M in the buffer solution. This indicator-free DNA chip resulted in a sequence-specific detection of the target DNA.

Full-Chip Power/Performance Benefits of Carbon Nanotube-Based Circuits

  • Song, Taigon;Lim, Sung Kyu
    • Journal of information and communication convergence engineering
    • /
    • v.13 no.3
    • /
    • pp.180-188
    • /
    • 2015
  • As a potential alternative to the complementary metal-oxide semiconductor (CMOS) technology, many researchers are focusing on carbon-nanotube field-effect transistors (CNFETs) for future electronics. However, existing studies report the advantages of CNFETs over CMOS at the device level by using small-scale circuits, or over outdated CMOS technology. In this paper, we propose a methodology of analyzing CNFET-based circuits and study its impact at the full-chip scale. First, we design CNFET standard cells and use them to construct large-scale designs. Second, we perform parasitic extraction of CNFET devices and characterize their timing and power behaviors. Then, we perform a full-chip analysis and show the benefits of CNFET over CMOS in 45-nm and 20-nm designs. Our full-chip study shows that in the 45-nm design, CNFET circuits achieve a 5.91×/3.87× (delay/power) benefit over CMOS circuits at a density of 200 CNTs/µm. In the 20-nm design, CNFET achieves a 6.44×/3.01× (delay/power) benefit over CMOS at a density of 200 CNTs/µm.

An Experimental Study on Cutting Process using High Pressure Injection Holder (고압 분사 홀더를 이용한 절삭가공에 대한 실험적 연구)

  • Chung, Sang-Wan;Jeong, In-Guk;Yi, Chung-Seob;Song, Chul-Ki;Suh, Jeong-Se
    • Journal of the Korean Society of Manufacturing Technology Engineers
    • /
    • v.21 no.5
    • /
    • pp.790-796
    • /
    • 2012
  • Chip curling occurred during cutting process for difficult-to-cut material detracts product qualities and productivity. Among of method preventing the phenomenon, high pressure injecting cutting oil is an alterative. In this study, the optimal nozzle was designed by CFD method and it was conducted to analyse on the effect of high pressure injection on chip shape generated during cutting process and wear of insert by experimental method. As the result, it could be confirmed that high pressure injection is favorable for preventing chip curling and insert from wearing.

Study on Effect of the printing direction and layer thickness for micro-fluidic chip fabrication via SLA 3D printing (적층 방식 3차원 프린팅에 의한 미세유로 칩 제작 공정에서 프린팅 방향 및 적층 두께의 영향에 관한 연구)

  • Jin, Jae-Ho;Kwon, Da-in;Oh, Jae-Hwan;Kang, Do-Hyun;Kim, Kwanoh;Yoon, Jae-Sung;Yoo, Yeong-Eun
    • Design & Manufacturing
    • /
    • v.16 no.3
    • /
    • pp.58-65
    • /
    • 2022
  • Micro-fluidic chip has been fabricated by lithography process on silicon or glass wafer, casting using PDMS, injection molding of thermoplastics or 3D printing, etc. Among these processes, 3D printing can fabricate micro-fluidic chip directly from the design without master or template for fluidic channel fabricated previously. Due to this direct printing, 3D printing provides very fast and economical method for prototyping micro-fluidic chip comparing to conventional fabrication process such as lithography, PDMS casting or injection molding. Although 3D printing is now used more extensively due to this fast and cheap process done automatically by single printing machine, there are some issues on accuracy or surface characteristics, etc. The accuracy of the shape and size of the micro-channel is limited by the resolution of the printing and printing direction or layering direction in case of SLM type of 3D printing using UV curable resin. In this study, the printing direction and thickness of each printing layer are investigated to see the effect on the size, shape and surface of the micro-channel. A set of micro-channels with different size was designed and arrayed orthogonal. Micro-fluidic chips are 3D printed in different directions to the micro-channel, orthogonal, parallel, or skewed. The shape of the cross-section of the micro-channel and the surface of the micro-channel are photographed using optical microscopy. From a series of experiments, an optimal printing direction and process conditions are investigated for 3D printing of micro-fluidic chip.

On-chip-network Protocol for Efficient Network Utilization (효율적인 네트워크 사용을 위한 온 칩 네트워크 프로토콜)

  • Lee, Chan-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.1
    • /
    • pp.86-93
    • /
    • 2010
  • A system-on-chip (SoC) includes more functions and requires rapidly increased data bandwidth as the development of semiconductor process technology and SoC design methodology. As a result, the data bandwidth of on-chip-networks in SoCs becomes a key factor of the system performance, and the research on the on-chip-network is performed actively. Either AXI or OCP is considered to a substitute of the AHB which has been the most popular on-chip-network. However, they have much increased number of signal wires, which make it difficult to design the interface logic and the network hardware. The compatibility of the protocols with other protocols is not so good. In this paper, we propose a new interface protocol for on-chip-networks to improve the problems mentioned above. The proposed protocol uses less number of signal wires than that of the AHB and considers the compatibility with other interface protocols such as the AXI. According the analysis results, the performance of the proposed protocol per wire is much better than that of the AXI although the absolute performance is slightly inferior.

Bioseparations in Lab-On-A-Chip (랩온어칩에서의 생물분리기술)

  • Chang Woo-Jin;Koo Yoon-Mo
    • KSBB Journal
    • /
    • v.20 no.3
    • /
    • pp.197-204
    • /
    • 2005
  • Lab-on-a-chip is a miniaturized analytical device in which all of the procedures for the analysis of molecules are carried out, such as pretreatment, reaction, separation, detection, etc. Lab-on-a-chip has increasing concern as a device not only for rapid detection of molecules but also for high throughput screening and point of care, because conventional laborious and time consuming analytical procedures can be substituted. Thus, a lot of microfabrication and analytical techniques for lab-on-a-chip have been developed with microstructures smaller than a few hundreds of micrometers. Separation of the molecules is one of the most important components of lab-on-a-chip, because effective separation method can simplify the design and can provide better sensitivity. The electrokinetic separation based on capillary electrophoresis is most widely employed technique in lab-on-a-chip for the control of fluids and the separation of molecules. In this article, bioseparation techniques and its applications realized in lab-on-a-chip are reviewed.

Diagnostic Paper Chip for Reliable Quantitative Detection of Albumin using Retention Factor (체류 인자를 이용한, 알부민의 정량 분석용 종이 칩)

  • Jeong, Seong-Geun;Lee, Sang-Ho;Lee, Chang-Soo
    • KSBB Journal
    • /
    • v.28 no.4
    • /
    • pp.254-259
    • /
    • 2013
  • Herein we present a diagnostic paper chip that can quantitatively detect albumin without external electronic reader and dispensing apparatus. We fabricated a diagnostic paper chip device by printing wax barrier on the paper and wicking it with citrate buffer and tetrabromophenol blue to detect albumin in sample solution. The paper chip is so simple that we dropped a sample solution at sample pad and measure the ratio of two travel distances of the sample solvent and albumin under the name of retention factor. Our result confirmed that the retention factor was constant in the samples with same concentration of albumin and useful determinant for the measurement of albumin concentration. The paper chip is affordable and equipment-free, and close to ideal point-of-care test in accordance with the assured criteria, outlined by the World Health Organization. We assume that this diagnostic paper chip will expand the concept of colorimetric determination and provide a inexpensive diagnostic method to aging society and developing country.