Browse > Article

On-chip-network Protocol for Efficient Network Utilization  

Lee, Chan-Ho (School of Electronic Engr., Soongsil University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.47, no.1, 2010 , pp. 86-93 More about this Journal
Abstract
A system-on-chip (SoC) includes more functions and requires rapidly increased data bandwidth as the development of semiconductor process technology and SoC design methodology. As a result, the data bandwidth of on-chip-networks in SoCs becomes a key factor of the system performance, and the research on the on-chip-network is performed actively. Either AXI or OCP is considered to a substitute of the AHB which has been the most popular on-chip-network. However, they have much increased number of signal wires, which make it difficult to design the interface logic and the network hardware. The compatibility of the protocols with other protocols is not so good. In this paper, we propose a new interface protocol for on-chip-networks to improve the problems mentioned above. The proposed protocol uses less number of signal wires than that of the AHB and considers the compatibility with other interface protocols such as the AXI. According the analysis results, the performance of the proposed protocol per wire is much better than that of the AXI although the absolute performance is slightly inferior.
Keywords
on-chip-bus; on-chip-network; interface protocol; SoC; AMBA; AHB; AXI;
Citations & Related Records
연도 인용수 순위
  • Reference
1 OCP-IP, Open Core Protocol Specification 2.0, 2003
2 ARM, 'AMBA AXI Specification', IHI0022B, 2004
3 Jaesung Lee, Hyuk-Jae Lee, Chanho Lee, 'A Phase-Based Approach for On-Chip Bus Architecture Optimization,' The Computer Journal, vol.52 , No.6 , pp.626-645, 2009.10   DOI   ScienceOn
4 S. Lee and C. Lee, 'A High Performance SoC On-chip-bus with Multiple Channels and Routing Processes', IFIP Very Large Scale Integration (VLSI-SOC), pp. 86-91, 2006. 10
5 J. Liang, S. Swaminathan, R. Tessier, "aSOC: A scalable, single-chip communications architecture," IEEE International Conferenceon Parallel Architectures and Compilation Techniques, pp.37-46, 2000.10.
6 PCI-SIG , Conventional PCI Specification 3.0
7 ARM, "AHB-Lite Overview", DVI0044A, 2001.
8 PCI-SIG , PCI-X Specification 2.0.
9 M. Millberg, E. Nilsson, R. Thid, S. Kumar, A. Jantsch, "The Nostrum backbone a communication protocol stack for networks on chip", Proceedings of the VLSI Design Conference, 2004. 1.
10 D. Wiklund, D. Liu, "SoCBUS: switched network on chip for hard real time systems", International Parallel and Distributed Processing Symposium (IPDPS), 2003. 4.
11 HyperTransport Technology Consortium, HyperTransport I/O Link Specification 1.1, 2003. 8.
12 F. Moraes, A. Mello, L. M. oller, L. Ost, N. Calazans, "A low area overhead packet-switched network on chip: architecture and prototyping", IFIP Very Large Scale Integration (VLSI-SOC), pp. 318-323, 2003.
13 이상헌, 이찬호, 이혁재, "효율적인 다중 채널 On-Chip-Bus를 위한 SoC Network Architecture," 전자공학회 논문지, 제42권 SD편 제2호, pp.143-150, 2005.2
14 ARM, 'AMBA AHB Specification', IHI0011A, 1999
15 S. Kumar, et al., "A network on chip architecture and design methodology", IEEE Computer Society Annual Symposium on VLSI (ISVLSI'02), pp. 105-112, April 2002.
16 PCI-SIG , PCI Express Base Specification 2.0
17 IBM, CoreConnect Bus Architecture, 1999
18 Intel, Intel QuickPath Architecture White Paper, 2008. 3.
19 ARM, "AMBA 2 AHB to AMBA 3 AXI Bridges", DTO0008B, 2006. 2.
20 F. Karim, A. Nguyen, S. Dey, "An interconnect architecture for network systems on chips", IEEE Micro 22, Vol. 5. pp. 36-45, 2002.
21 E. Rijpkema, K. Goossens, A. Radulescu, "Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip", Design, Automation and Test in Europe(DATE'03), pp.350-355, 2003.3.
22 Silicore Corporation, WISHBONE SoC Architecture Specification Revision B.3, 2002
23 E. Bolotin, I. Cidon, R. Ginosar, A. Kolodny, "QNoC: QoS architecture and design process for network on chip", The Journal of Systems Architecture, Special Issue on Networks on Chip 50, Vol. 2. pp. 105-128, 2004.