• 제목/요약/키워드: Channel Array

검색결과 609건 처리시간 0.027초

레이더 시스템에서 목표물 위치추정 알고리즘에 대한 연구 (A Study on the Target Position Estimation Algorithm to Radar System)

  • 이관형;송우영
    • 한국컴퓨터정보학회논문지
    • /
    • 제13권5호
    • /
    • pp.111-116
    • /
    • 2008
  • 레이더 시스템은 간섭채널에서 목표물을 신속, 정확하게 예측하여야 한다. 무선채널의 간섭요소로는 인공구조물, 자연구조물에 의해서 다중경로가 형성되어 신호의 추정이 어렵다. 이러한 간섭신호를 제거하기 위해서 디지털 빔형성, 적응배열안테나 등 많은 연구가지속 되어왔다. 본 논문에서는 적응배열 안테나와 코히어런트 간섭신호를 제거하는 SPT-SALCMV 빔형성 알고리즘을 제안하였다. 적응 배열은 간섭신호의 방향에 대해서는 널 패턴을 형성하여 이득을 감소시킨다. 그리고 표적신호 방향으로는 빔 패턴의 이득을 일정하게 유지함으로서 원하는 신호를 추정한다. 본 논문에서 제안한 SPT-SALCMV 알고리즘은 목표물에 대한 위치를 정확히 수신하였다. 그러나 기존의 SPT-LCMV 알고리즘은 약 30 정도의 빔 오차가 생겼다. 따라서 본 논문에서 제안한 SPT-SALCMV 알고리즘이 기존의 SPT-LCMV알고리즘보다 우수함을 입증하였다.

  • PDF

기저선이 최적화된 간섭계 레이다 고도계용 도파관 슬롯 배열 안테나 설계 (Design of Optimized Two Baseline Waveguide Slot Array Antenna for Interferometric Radar Altimeter)

  • 윤나내;김지형;김진수;장종훈
    • 한국군사과학기술학회지
    • /
    • 제25권2호
    • /
    • pp.135-143
    • /
    • 2022
  • In this paper, the compact waveguide slot array antenna for interferometric radar altimeter is proposed. The proposed antenna structure consist of corrugation structure which is applied between each channel to improve isolation, three-channel waveguide slot array antenna and feeder. In addition, to reduce the occurrence of phase ambiguity, the baseline spacing of the three-channel antenna is analyzed and the results are applied to the design. For compact design, reduced height and SMP connector structure are used and the dip brazing method which is the conjugation method after dipping to flux is used for the fabrication of the lightweight antenna. The measurement result of the proposed antenna shows less than 1.41 : 1 (VSWR) and 48.3 dBc (isolation). The antenna gain is higher than 20.2 dBi and the side lobe levels are lower than 18.8 dB (vertical plane) and 10.0 dB (horizontal plane).

Discriminant Analysis of Marketed Liquor by a Multi-channel Taste Evaluation System

  • Kim, Nam-Soo
    • Food Science and Biotechnology
    • /
    • 제14권4호
    • /
    • pp.554-557
    • /
    • 2005
  • As a device for taste sensation, an 8-channel taste evaluation system was prepared and applied for discriminant analysis of marketed liquor. The biomimetic polymer membranes for the system were prepared through a casting procedure by employing polyvinyl chloride, bis (2-ethylhexyl)sebacate as plasticizer and electroactive materials such as valinomycin in the ratio of 33:66:1, and were separately attached over the sensitive area of ion-selective electrodes to construct the corresponding taste sensor array. The sensor array in conjunction with a double junction reference electrode was connected to a high-input impedance amplifier and the amplified sensor signals were interfaced to a personal computer via an A/D converter. When the signal data from the sensor array for 3 groups of marketed liquor like Maesilju, Soju and beer were analyzed by principal component analysis after normalization, it was observed that the 1st, 2nd and 3rd principal component were responsible for most of the total data variance, and the analyzed liquor samples were discriminated well in 2 dimensional principal component planes composed of the 1st-2nd and the 1st-3rd principal component.

Zadoff-Chu sequence를 이용한 실시간 Calibration 알고리즘과 FPGA 구현 (A Novel Calibration Method Using Zadoff-Chu Sequence and Its FPGA Implementation)

  • 장재현;손철봉;양현욱;최승원
    • 디지털산업정보학회논문지
    • /
    • 제9권3호
    • /
    • pp.59-65
    • /
    • 2013
  • This paper presents a novel calibration method for a base station system adopting an antenna array. The proposed technique utilizes Zadoff-Chu sequence, which is included in the LTE pilot signal periodically, in order to compute the phase characteristic of each antenna channel. As the Zadoff-Chu sequence exhibits an excellent autocorrelation characteristic, it is possible for the receiving base station to retrieve the Zadoff-Chu sequence transmitted from each mobile terminal. In addition, we can obtain the phase characteristic of each antenna channel, which is the ultimate goal of the calibration procedure. The proposed calibration algorithm has been implemented using an FPGA (Field Programmable Gate Array). We have applied the proposed algorithm to an array consisting of 2 antenna elements for simplicity. the phase value implied to the first and second antenna path is very accurately calculated from the proposed procedure. From the experimental test, the proposed method provides accurate calibration results.

An online Calibration Algorithm using binary spreading code for the CDMA-based Adaptive Antenna Array

  • Lee, Chong-Hyun
    • 조명전기설비학회논문지
    • /
    • 제20권9호
    • /
    • pp.32-39
    • /
    • 2006
  • In this paper, an iterative subspace-based calibration algorithm for a CDMA-based antenna array in the presence of unknown gain and phase error is presented. The algorithm does not depend on the array geometry and does not require a prior knowledge of the Directions Of Arrival (DOA) of the signals. The method requires the code sequence of a reference user only. The proposed algorithm is based on the subspace method and root finding approach, and it provides estimates of the calibration vector, the DOA and the channel impulse response, by using the code sequence of a reference user. The performance of the proposed algorithm was investigated by means of computer simulations and was verified using field data measured through a custom-built W-CDMA test-bed. The data show that experimental results match well with the theoretical calibration algorithm. Also, teh study propose an efficient algorithm using the simulated annealing technique. This algorithm overcomes the requirement of initial guessing in the subspace-based approach.

모빌 로보트의 초음파 센서열에 관한 연구 (A Study on the Ultrasonic Sensor Array for the Mobile Robot)

  • 윤영배;이상민;최홍호;홍승홍
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1987년도 전기.전자공학 학술대회 논문집(II)
    • /
    • pp.1256-1259
    • /
    • 1987
  • This paper gives a new SRF (Sonic Range Finder) Array formation on the mobile robot. This SRF Array formation obtaine the mobile robot's environmental informations wider and faster than the other systems and detects the obstacles in the robot's path. It is processed and controlled by 8031, on-chip micro-computer. SRF Array sensors are drived by the LM1812 transceiver and selected by the 8-channel channel multiplexer. In this paper, it detects the obstacles in wider range and gives them to the MAIN to design the shortest modify path.

  • PDF

핀-휜을 삽입한 채널의 열전달 및 압력강하 특성 실험 (Experiments on the Heat Transfer and Pressure Drop Characteristics of a Channel with Pin-Fin Array)

  • 신지영;손영석;김상민;이대영
    • 설비공학논문집
    • /
    • 제16권7호
    • /
    • pp.623-629
    • /
    • 2004
  • Rapid development of electronic technology requires small size, high density packaging and high power of electronic devices, which result in more heat generation by the electronic system. Present cooling technology may not be adequate for the thermal management in the current state-of-the-art electronic equipment. Forced convective heat transfer in a channel filled with pin-fin array is studied experimentally in this paper as an alternative cool-ing scheme for a high heat-dissipating equipment. Various configurations of the pin-fin array are selected in order to find out the effect of spacing and diameter of the pin-fin on the heat transfer and pressure drop characteristics. In the low porosity region, interfacial heat transfer and pressure drop seem to show different trend compared to the conventional heat transfer process.

4-채널 3.125-Gb/s/ch VCSEL 드라이버 어레이 (A 4-channel 3.125-Gb/s/ch VCSEL driver Array)

  • 홍채린;박성민
    • 전자공학회논문지
    • /
    • 제54권1호
    • /
    • pp.33-38
    • /
    • 2017
  • 본 논문에서는 채널 당 3.125-Gb/s 동작 속도를 갖는 4-채널 공통-캐소드 VCSEL 다이오드 드라이버 어레이 칩을 구현하였다. 스위칭 동작하는 메인 드라이버의 동작속도 향상을 위해, 액티브 인덕터를 사용한 전치증폭단과 이퀄라이저 기능을 탑재한 입력버퍼단으로 구성하였다. 특히 개선된 입력버퍼단의 경우, 주파수 영역의 피킹으로 대역폭 증대뿐 아니라 비교적 적은 전류로 동작하도록 설계하였다. 본 논문에서 사용한 VCSEL 다이오드는 2.2 V 순방향 전압과 $50{\Omega}$ 기생저항 및 850 fF 기생 캐패시턴스를 갖는다. 또한, 3.0 mA 변조전류 및 3.3 mA 바이어스 전류로 동작하므로, 두 개의 독립적인 전류소스로 구동 가능한 current steering 기반의 메인 드라이버를 설계하였다. 제안한 4-채널 광 송신기 어레이 칩은 $0.11-{\mu}m$ CMOS 공정을 이용하여 제작하였다. 칩 코어의 면적은 $0.15{\times}0.18{\mu}m^2$ 이며, 채널 당 22.3 mW 전력소모를 갖는다.

단원형배열안테나의 합차 모노펄스 주엽 식별 (Main-Lobe Recognition for Sum-Delta Monopulse of Single-Ring Circular Array Antenna)

  • 박현규;우대웅;김재식
    • 한국군사과학기술학회지
    • /
    • 제26권2호
    • /
    • pp.122-128
    • /
    • 2023
  • The target must be located within the main-lobe of the antenna in order to measure the direction of the target by using sum-delta monopulse technique. The most common way if the target is located within the main-lobe is to compare the amplitude of the sum channel received signal with the delta channel received signal. However, in the case of the single-ring circular array antenna, it is difficult to apply the conventional method due to its structural limitation where antenna elements do not exist in the center of the array. In this paper, we proposed a novel method to identify whether a target is located within the main-lobe by appropriately adjusting the feeding amplitude of each element constituting the single-ring circular array antenna through the particle swarm optimization method. Simulation results showed that the proposed method can determine whether the target is located within the main-lobe of the single-ring circular array antenna.

A Single-Ended ADC with Split Dual-Capacitive-Array for Multi-Channel Systems

  • Cho, Seong-Jin;Kim, Ju Eon;Shin, Dong Ho;Yoon, Dong-Hyun;Jung, Dong-Kyu;Jeon, Hong Tae;Lee, Seok;Baek, Kwang-Hyun
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제15권5호
    • /
    • pp.504-510
    • /
    • 2015
  • This paper presents a power and area efficient SAR ADC for multi-channel near threshold-voltage (NTV) applications such as neural recording systems. This work proposes a split dual-capacitive-array (S-DCA) structure with shifted input range for ultra low-switching energy and architecture of multi-channel single-ended SAR ADC which employs only one comparator. In addition, the proposed ADC has the same amount of equivalent capacitance at two comparator inputs, which minimizes the kickback noise. Compared with conventional SAR ADC, this work reduces the total capacitance and switching energy by 84.8% and 91.3%, respectively.