• 한국조명전기설비학회:학술대회논문집
• /
• 한국조명전기설비학회 2005년도 춘계학술대회논문집
• /
• pp.47-50
• /
• 2005

In this paper, we investigate a filtering technique to reduce the adverse effect of long motor leads on H-bridge cascaded 7-level inverter fed ac motor drive. The switching surge voltage becomes the major cause to occur the insulation failure by serious voltage stress in the stator winding of high voltage induction motor. However, the effect of switching surge appears un seriousin high voltage induction motor than low voltage induction motor. Consequently, we demonstrated that the filter connected to the motor terminals greatly reduces the transient voltage stress and ringing, moreover we show lowers the dv/dt of the inverter switching pulse. The results of simulation show the suppression of dv/dt and the reduced peak voltage at the motor end of a long cable.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2005년도 전력전자학술대회 논문집
• /
• pp.651-654
• /
• 2005

In this paper, an efficient switching pattern to equalize the size of transformer is proposed for a multi-level inverter employing cascaded transformers. It is based on the prior selected harmonic elimination PWM(SHEPWM) method. Because the maximum magnetic flux imposed on each transformer becomes exactly equal each to each, all transformers can be designed with the same size regardless of their position. Therefore, identical full-bridge inverter units can be utilized, thus improving modularity and manufacturability. The fundamental idea of the proposed switching pattern is illustrated and the analyzed theoretically. The validity of the proposed switching strategy is verified by experimental results.

• 전기학회논문지
• /
• 제67권7호
• /
• pp.846-853
• /
• 2018

In this paper, an improved model predictive control (MPC) method is proposed, which reduces the amount of calculations caused by the increased number of candidate voltage vectors with the increased voltage level in multi-level inverters. When the conventional MPC method is used for multi-level inverters, all candidate voltage vectors are considered to predict the next-step current value. However, in the case that the sampling time is short, increased voltage level makes it difficult to consider the all candidate voltage vectors. In this paper, the improved MPC method which can get a fast transient response is proposed with a small amount of the computation by adding new candidate voltage vectors that are set to find the optimal vector. As a result, the proposed method shows faster transient response than the method that considers the adjacent vectors and reduces the computational burden compared to the method that considers the whole voltage vector. the performance of the proposed method is verified through simulations and experiments.

• Journal of Power Electronics
• /
• 제17권1호
• /
• pp.106-114
• /
• 2017

In this paper, the Selective Harmonic Mitigation-PWM (SHM-PWM) method is used in single-phase and three-phase Cascaded H-Bridge (CHB) inverters in order to fulfill different power quality standards such as EN 50160, CIGRE WG 36-05, IEC 61000-3-6 and IEC 61000-2-12. Non-equal DC link voltages are used to increase the degrees of freedom for the proposed SHM-PWM technique. In addition, it will be shown that the obtained solutions become continuous and without sudden changes. As a result, the look-up tables can be significantly reduced. The proposed three-phase modulation method can mitigate up to the 50th harmonic from the output voltage, while each switch has just one switching in a fundamental period. In other words, the switching frequency of the power switches are limited to 50 Hz, which is the lowest switching frequency that can be achieved in the multilevel converters, when the optimal selective harmonic mitigation method is employed. In single-phase mode, the proposed method can successfully mitigate harmonics up to the 50th, where the switching frequency is 150 Hz. Finally, the validity of the proposed method is verified by simulations and experiments on a 9-level CHB inverter.

• Journal of Electrical Engineering and Technology
• /
• 제13권4호
• /
• pp.1528-1538
• /
• 2018

In this paper, configuration of $1-{\phi}$ seven-level boost DC-link cascade based reversing voltage multilevel inverter (BDCLCRV MLI) is proposed for uninterrupted power supply (UPS) applications. It consists of three level boost converter, level generation unit and full bridge circuit for polarity generation. When compared with conventional boost cascaded H-bridge MLI configurations, the proposed system results in reduction of DC sources, reduced power switches and gate drive requirements. Inverter switching is accomplished by providing appropriate switching angles that is generated by any optimization switching angle techniques. Here, round modulation control (RMC) method is taken as the optimization method and switching angles are derived and the same is compared with various switching angles methods i.e., equal-phase (EP) method, and half-equal-phase (HEP) method which results in improved quality of obtained AC power with lowest total harmonic distortion (THD). Reduction in DC sources and switch count makes the system more cost effective. A simulation and prototype model of $1-{\phi}$ seven-level BDCLCRV MLI system is developed and its performance is analyzed for various operating conditions.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2016년도 추계학술대회 논문집
• /
• pp.9-10
• /
• 2016

최근 급속한 산업 발달로 인하여 기존의 수 MW급 대용량 인버터가 산업용 팬, 컴프레서, 고속 철도 시스템 등 여러 분야에 사용되면서 이와 관련된 대용량 인버터 연구가 활발히 진행 중이다. 이런 대용량 인버터는 고효율과 직병렬의 구성된 전력용반도체 소자를 동시다발적으로 제어되어야하기 때문에 멀티레벨 인버터의 구조가 가장 적합하다. Cascaded H-bridge 멀티레벨 인버터는 커패시터와 다이오드를 사용하지 않고 스위치만으로 구성하며, 필터를 따로 구성하지 않아도 정현파와 유사하게 전압을 출력할 수 있다. 이로 인해 고주파 감소 및 각 셀을 직렬로 연결하여 입력전압보다 높은 출력전압을 얻을 수 있다. 또한, 스위칭 방법에 따라 동일한 Cascaded H-bridge 멀티레벨인버터 토폴로지에서도 각 THD와 온도에 따른 손실이 달라질 수 있다. Cascaded H-bridge 멀티레벨 인버터에서 이용하는 스위칭 방식은 첫 번째로 유니폴라 방식을 기본으로 한 Phase-shift가 있다. 이는 180도 위상차를 갖는 2개의 레퍼런스 파형과 위상천이가 된 캐리어 파형의 비교로 PWM (Pulse Width Modulation) 을 수행한다. 두 번째 방식으로는 Level-shift가 있다. 이는 캐리어 파형을 IPD (In-Phase Disposition) 방식으로 수직적으로 대역폭이 연속적이게 나열하여 레퍼런스 파형과 비교하는 PWM방식이다. 본 논문에서는 Phase-shift와 Level-shift 방식에 따른 Cascaded H-bridge 인버터와 NPC (Neutral Point Clamped) 인버터를 결합한 토폴로지에서의 온도에 따른 손실을 분석하고, 시뮬레이션을 통하여 비교 분석하였다.

• Journal of Power Electronics
• /
• 제10권2호
• /
• pp.155-164
• /
• 2010

This paper presents a voltage control algorithm for a hybrid multilevel inverter based on a staged-perception of the inverter voltage vector diagram. The algorithm is applied to control a three-stage eighteen-level hybrid inverter, which has been designed with a maximum number of symmetrical levels. The inverter has a two-level main stage built using a conventional six-switch inverter and medium- and low- voltage three-level stages constructed using cascaded H-bridge cells. The distinctive feature of the proposed algorithm is its ability to avoid the undesirable high switching frequency for high- and medium- voltage stages despite the fact that the inverter's dc sources voltages are selected to maximize the number of levels by state redundancy elimination. The high- and medium- voltage stages switching algorithms have been developed to assure fundamental switching frequency operation of the high voltage stage and not more than few times this frequency for the medium voltage stage. The low voltage stage is controlled using a SVPWM to achieve the reference voltage vector exactly and to set the order of the dominant harmonics. The inverter has been constructed and the control algorithm has been implemented. Test results show that the proposed algorithm achieves the desired features and all of the major hypotheses have been verified.

• Journal of Power Electronics
• /
• 제12권3호
• /
• pp.509-517
• /
• 2012

This paper presents control strategies for cascaded H-bridge multilevel active power filters (APFs). A current loop controller is implemented using a proportional-resonant (PR) regulator, which achieves zero steady-state error at target frequencies. The power balancing mechanism for the dc-link capacitor voltages is analyzed and a voltage balancing controller is presented. To mitigate the picket-fence effect of the conventional FFT algorithm under asynchronous sampling conditions, the Hanning Windowed-FFT algorithm is proposed for reference current generation (RCG). This calculates the frequency, amplitude and phase of individual harmonic components accurately and as a result, selective harmonic compensation (SHC) is achieved. Simulation and experimental results are presented, which verify the validity and effectiveness of the devised control algorithms.

• Journal of international Conference on Electrical Machines and Systems
• /
• 제2권3호
• /
• pp.321-329
• /
• 2013

A multilevel inverter employing a cascade transformer is proposed for a silent-discharge-tube ozone generating system. The proposed inverter consists of four full-bridge inverters and fourteen transformers which have a series-connected secondary. It can accurately control the amplitude of the output voltage; hereby, it improves a linear characteristic of the rate of ozone yielding. The power regulation characteristics and operational principle of the proposed system are explained from a practical point of view. High precision ozone generating performance of the proposed multilevel inverter is verified by computer-aided simulations and experiment results.

• 조명전기설비학회논문지
• /
• 제27권12호
• /
• pp.133-140
• /
• 2013

Cascaded H-Bridge multi-level inverters can be implemented through the series connection of single-phase modular power bridges. In recent years, multi-level inverters are becoming increasingly popular for high power applications due to its improved harmonic profile and increased power ratings. This paper presents a control method for balancing the dc-link voltage and ride-through enhancement, a modified pulse width-modulation Compensation algorithm of cascaded H-bridge multi-level inverters. During an under-voltage protection mechanism, causing the system to shut down within a few milliseconds after a power interruption in the main input sources. When a power interruption occurs finish, if the system is a large inertia restarting the load a long time is required. This paper suggests modifications in the control algorithm in order to improve the sag ride-through performance of ac inverter. The new proposed strategy recommends maintaining the DC-link voltage constant at the nominal value during a sag period, experimental results are presented.