JPE 17-1-11

https://doi.org/10.6113/JPE.2017.17.1.106 ISSN(Print): 1598-2092 / ISSN(Online): 2093-4718

Non-equal DC link Voltages in a Cascaded H-Bridge with a Selective Harmonic Mitigation-PWM Technique Based on the Fundamental Switching Frequency

Amirhossein Moeini*,***, Hossein Iman-Eini[†], and Mohammad Najjar*

†,*School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran
**School of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA

Abstract

In this paper, the Selective Harmonic Mitigation-PWM (SHM-PWM) method is used in single-phase and three-phase Cascaded H-Bridge (CHB) inverters in order to fulfill different power quality standards such as EN 50160, CIGRE WG 36-05, IEC 61000-3-6 and IEC 61000-2-12. Non-equal DC link voltages are used to increase the degrees of freedom for the proposed SHM-PWM technique. In addition, it will be shown that the obtained solutions become continuous and without sudden changes. As a result, the look-up tables can be significantly reduced. The proposed three-phase modulation method can mitigate up to the 50th harmonic from the output voltage, while each switch has just one switching in a fundamental period. In other words, the switching frequency of the power switches are limited to 50 Hz, which is the lowest switching frequency that can be achieved in the multilevel converters, when the optimal selective harmonic mitigation method is employed. In single-phase mode, the proposed method can successfully mitigate harmonics up to the 50th, where the switching frequency is 150 Hz. Finally, the validity of the proposed method is verified by simulations and experiments on a 9-level CHB inverter.

Key words: Cascaded H-bridge, Multilevel converters, Particle swarm optimization, Selective harmonic mitigation PWM

I. INTRODUCTION

Nowadays, multilevel converters play an important role in the power grid applications. There are some important features of these converters that make them suitable for grid connected applications, including lower Total Harmonic Distortion (THD), lower *dv/dt*, and higher efficiency [1]-[3]. On the other hand, grid connected converters have to satisfy power quality standards [4]-[7]. In order to meet standard requirements, different modulation techniques have been presented to reduce the harmonic contents of the output voltage and current [8]-[12].

Optimal modulation techniques have been introduced to

Manuscript received Aug. 16, 2016; accepted Oct. 17, 2016. Recommended for publication by Associate Editor Yun Zhang. control the harmonic spectra of the output waveform and to improve the efficiency of the converter. For this reason, the Fourier series of the output waveform is extracted and optimized by one of the following main techniques.

- 1) Selective Harmonic Elimination-PWM (SHE-PWM).
- 2) Selective Harmonic Mitigation-PWM (SHM-PWM).

In SHE-PWM, the low order harmonics of the output waveform are obtained by a Fourier series and eliminated by an appropriate selection of switching angles [13]-[17]. Then the extracted switching angles are saved in look-up tables in order to be used in real-time applications. The high order harmonics are also weakened by passive filters. The main goals in the SHE-PWM method are the use of fast and effective optimization techniques to find a wide range of answers from non-linear equations [18], [19], and to find solutions for increasing the converter efficiency [9], [20]. In addition, employing a real-time SHE-PWM technique when the modulation technique does not use any look-up table saves switching angles versus modulation indices [21]. Recently, the

[†]Corresponding Author: imaneini@ut.ac.ir

Tel: +98- 21-61114962, Fax: +98-21-8778690, University of Tehran

^{*}School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Iran

^{**}School of Electrical and Computer Eng, University of Florida, USA

SHE-PWM approach has also been considered for active rectifiers in order to meet the standard requirements for the current waveforms and to balance the DC links of CHB converters [22], [33].

Recently, a new optimal modulation technique (SHM-PWM) has been introduced which tries to mitigate low order harmonics, instead of complete elimination of low order harmonics, from the output waveform [23], [24]. In this method, a higher number of harmonics can be considered compared to the SHE-PWM method. Hence, smaller and cheaper passive filters can be adopted in this method. The main goals in this method are increasing the converter efficiency by decreasing the switching frequency [25], [12], satisfying a larger number of grid codes [12], and analyzing the effect of DC link variations in the harmonic spectra [26].

Non-equal DC link voltages have been employed in some CHB converters [27]-[30], [40]. These techniques employ separate DC link voltages that are supplied by front-end converters. Non-equal DC link voltages can significantly increase the range of solution sets in optimal modulation techniques [30], [31]. More importantly, by using non-equal DC link voltages, solutions can be obtained in a continues way in the whole range of modulation indices. A comparison between employing non-equal DC link voltages in both the SHE-PWM and SHM-PWM methods with the same number of switching transitions was presented in [31].

In this paper, a modified SHM-PWM method is proposed for three-phase CHB converters with just one switching for each of the switches in a fundamental period to mitigate all of the harmonics lower than the 50th. Furthermore, the proposed SHM-PWM in single-phase converters employs a 150 Hz switching frequency for each of the switches to achieve similar results. In this paper, four power quality standards (EN 50160 [4], CIGRE WG 36-05 [5], IEC 61000-3-6 [6], and IEC 61000-2-12 [7]) are considered for the proposed SHM-PWM method. The selected grid codes in this paper are more intransigent than those in previous works [12], [17], [23], [24]. Moreover, IEC 61000-3-6 and IEC 61000-2-12 are known as international power quality standards. Thus, it is a significant advantage for modulation methods to satisfy these intransigent global standards. The contributions of this paper are:

- 1) The proposed SHM-PWM technique has the lowest number of switching transitions that is possible for the SHM-PWM technique. Thus, the efficiency of the proposed technique is the highest that can be achieved.
- 2) The proposed SHM-PWM modulation technique considers the lowest voltage harmonic limits for several standards such as (EN 50160 [4], CIGRE WG 36-05 [5], IEC 61000-3-6 [6], and IEC 61000-2-12 [7]). Thus, the solutions of the proposed technique can meet all of the power quality voltage limits.
- 3) The proposed SHM-PWM modulation technique is applied to both single-phase and three-phase converters.




Fig. 1. Structure of a single-phase 9-level CHB converter.

4) The proposed technique can mitigate more harmonics than the conventional SHE-PWM technique.

II. PROPOSED VARIABLE DC LINK SHM-PWM TECHNIQUE

SHM-PWM is a modulation techniques that exclusively concentrates on power quality issues and tries to satisfy main grid codes. In this paper, the goal is to use the lowest number of switchings and to satisfy the largest number of power quality standards. Moreover, a maximum number of low order harmonics will be mitigated by the proposed SHM-PWM. To reach these goals, the proposed method employs non-equal DC link voltages as degree of freedom to solve the corresponding non-linear SHM-PWM equations [30], [31].

There are several power quality standards that consider different aspects of electrical appliances that are connected to the point of common coupling (PCC). Each of these standards requires different characteristics and can be classified in two groups [4]-[7]:

- 1) International standards
- 2) Regional or National standards.

The main standards of both groups are shown in Table I. As can be seen, the international power quality standards are IEC 61000-3-6 and IEC 61000-2-12. In this paper, both of these standards are considered as the objective grid codes for the proposed SHM-PWM technique. It is worth noting that by meeting the requirements of IEC 61000-3-6 and IEC 61000-2-12, the quality standards of EN 50160 and CIGRE WG 36-05 are also satisfied.

In Table I, the grey cells show the grid code limits that are fulfilled by the proposed method. The THD of the proposed method should be lower than 6.5% up to the 50th harmonic.

STANDARDS						
Voltage Harmonic Objective	International Standards		Regional or National Standards			
Order (h)	IEC 61000-3-6	IEC 61000-2-12	EN 50160	CIGRE WG 36-05		
3	4	5	5	5		
5	5	6	6	6		
7	4	5	5	5		
9	1.2	1.5	1.5	1.5		
11	3	3.5	3.5	3.5		
13	2.5	3	3	3		
15	0.3	0.4	0.5	0.5		
17	1.6	2	2	2		
19	1.2	1.76	1.5	1.5		
21	0.2	0.3	0.5	0.5		
23	1.2	1.41	1.5	1.5		
25	1.2	1.27	1.5	1.5		
27	0.2	0.2	N/A	N/A		
29	1.06	1.06	N/A	N/A		
31	1.01	0.97	N/A	N/A		
33	0.2	0.2	N/A	N/A		
35	0.91	0.83	N/A	N/A		
37	0.85	0.77	N/A	N/A		
39	0.2	0.2	N/A	N/A		
41	0.81	0.67	N/A	N/A		
43	0.78	0.62	N/A	N/A		
45	0.2	0.2	N/A	N/A		
47	0.73	0.55	N/A	N/A		
49	0.71	0.51	N/A	N/A		
THD	6.5% up to 40 th	8% up to 50 th	8% Up to 25 th	8% Up to 25 th		

TABLE I
POWER QUALITY GRID CODES: INTERNATIONAL AND REGIONAL
STANDARDS

A. Principles of the Proposed SHM-PWM

Employing non-equal DC link voltages in the optimal selective harmonic mitigation method imposes some changes on the equations. In this method, the voltage of the DC link capacitors varies in a defined range and provides degrees of freedom for the mitigation of a larger number of harmonics. A 9-level voltage waveform with a desired number of switchings and non-equal DC link voltages is shown in Fig. 2.

From Fig. 2, the corresponding equations of the converter are derived as follows:

$$V = \sum_{m=odd} \frac{4}{m\pi} (V_1(\cos(m\theta_1) - \cos(m\theta_2) + \dots + \cos(m\theta_{n1})) + V_2(\cos(m\theta_{n1+1}) - \cos(m\theta_{n1+2}) + \dots + \cos(m\theta_{n1+n2})) + V_3(\cos(m\theta_{n1+n2+1}) - \cos(m\theta_{n1+n2+n3})) + V_4(\cos(m\theta_{n1+n2+n3+1}) - \cos(m\theta_{n1+n2+n3+2}) + \dots + \cos(m\theta_{n1+n2+n3+n4})) \sin(\omega t)$$
(1)

where V_1 , V_2 , V_3 , and V_4 are the DC link voltages of the CHB converter in both the single-phase and three-phase modes. θ_i represents the i^{th} switching angle of the predefined waveform. As can be seen, the number of switching angles for each cell depends on the predefined waveform. Increasing the number of switching angles can improve the quality of the output waveform. However, this reduces the converter efficiency. In the proposed approach, the lowest number of switching angles is considered for each cell of the CHB converter when the




Fig. 2. Quarter period waveform of a 9-level 4-cell CHB converter with a general number of switching transitions and non-equal DC levels.




Fig. 3. Predefined waveform for a 9-level three phase CHB converter in a quarter of period.

converter works in three-phase or single-phase structures.

In this paper, to satisfy the aforementioned grid codes up to the 50th harmonic, a 4-cell 9-level CHB inverter is selected and the switching frequency is 50 Hz in the three-phase inverter and 150 Hz in the single-phase inverter.

B. Applying the Proposed Method in Three-Phase Structures

The predefined waveform for a 9-level converter with the minimum number of switching transitions in a quarter of a period is shown in Fig. 3. As can be seen in this figure, the converter has only one transition for each level of output. Thus, the modulation technique imposes a 50 Hz switching frequency for each switch of the CHB converter. The proposed method should satisfy the IEC 61000-3-6, IEC 61000-2-12, EN 50160, and CIGRE WG 36-05 power quality standards. To achieve this goal, the maximum amplitude of the non-triplen harmonics should meet the standard limits and the THD value should be lower than 6.5% up to the 50th harmonic. Meanwhile, the triplen harmonics of the output voltage are automatically eliminated due to the star connection of the CHB converter.

According to Fig. 3 and (1), the fundamental harmonic (H_I) of the predefined waveform in the three-phase mode is determined as:

$$\begin{split} H_1 &= \frac{4V_{DC}}{\pi} (v_1(\cos(\theta_1)) + v_2(\cos(\theta_2)) + \\ v_3(\cos(\theta_3)) + v_4(\cos(\theta_4))) \\ v_1 &= \frac{V_1}{V_{DC}}, v_2 = \frac{V_2}{V_{DC}}, v_3 = \frac{V_3}{V_{DC}}, v_4 = \frac{V_4}{V_{DC}} \\ 0 &\leq M_a \leq 4, M_a = \frac{\pi H_1}{4V_{DC}} \end{split} \tag{2}$$




Fig. 4. Switching angles and DC link voltages as a function of modulation index (a) Switching angles (b) DC link voltages.

where v_l , v_2 , v_3 , and v_4 represent the normalized DC links of the converter, and M_a is the modulation index of the SHM-PWM technique. From (2), it is obvious that the acceptable solutions of the modulation technique are among 0 to 4. The other non-triplen odd harmonics (H_i) , which should be controlled in the proposed method, are defined as follows:

$$H_{i} = \frac{4V_{DC}}{i\pi} (v_{1}(\cos(i\theta_{1})) + v_{2}(\cos(i\theta_{2}) + v_{3}(\cos(i\theta_{3})) + v_{4}(\cos(i\theta_{4})) \le |H_{1}|L_{i}$$

$$i=5,7,11,13,...,49$$
(3)

where H_i is the ith harmonic of the output voltage of the converter that should be limited to the grid code limits (L_i) . Now the set of equations in (2) and (3) should be solved by a powerful algorithm. In this paper, the heuristic Particle Swarm Optimization (PSO) technique is employed. This technique has been used in several optimal modulation techniques [12], [19], [30]-[32], [34] and shows superior characteristics in comparison with other heuristic optimization methods such as Genetic Algorithm, Simulated Annealing, etc.

The obtained solutions of the equations are shown in Fig. 4. As can be seen, the DC link voltages of the converter varies from 0 to 1.2 per unit to cover almost the entire range of the modulation indices, i.e., the range from 0.01 to 3.96.

C. Applying the Proposed Method in Single-Phase Structures

In the single-phase mode, a larger number of switching




Fig. 5. Predefined switching waveform for a single-phase 9-level SHM-PWM in a quarter of period.

transitions should be considered, because the triplen harmonics have to be mitigated in this mode. In this paper, three transitions are considered for each of the switches in a quarter of a period. Thus, the switching frequency of the power switches are limited to 150 Hz in the single-phase mode. Fig. 5 shows the predefined waveform for a single-phase converter in a quarter of a period.

The fundamental harmonic equation of the predefined waveform in a single-phase inverter is obtained as:

$$\begin{split} H_1 &= \frac{4V_{DC}}{\pi} (v_1(\cos(\theta_1) - \cos(\theta_2) + \cos(\theta_3)) \\ &+ v_2(\cos(\theta_4) - \cos(\theta_5) + \cos(\theta_6)) + v_3(\cos(\theta_7) - \cos(\theta_8) + \\ &\cos(\theta_9)) + v_4(\cos(\theta_{10}) - \cos(\theta_{11}) + \cos(\theta_{12}))), \\ v_1 &= \frac{V_1}{V_{DC}}, v_2 = \frac{V_2}{V_{DC}}, v_3 = \frac{V_3}{V_{DC}}, v_4 = \frac{V_4}{V_{DC}}, \\ 0 &\leq M_a \leq 4, M_a = \frac{\pi H_1}{4V_{DC}} \end{split}$$

Moreover, the other odd harmonics of the predefined waveform in Fig. 5 are written as:

$$\begin{split} H_{i} &= \frac{4V_{DC}}{i\,\pi} (v_{1}(\cos(i\,\theta_{1}) - \cos(i\,\theta_{2}) + \cos(i\,\theta_{3})) \\ &+ v_{2}(\cos(i\,\theta_{4}) - \cos(i\,\theta_{5}) + \cos(i\,\theta_{6})) \\ &+ v_{3}(\cos(i\,\theta_{7}) - \cos(i\,\theta_{8}) + \cos(i\,\theta_{9})) \\ &+ v_{4}(\cos(i\,\theta_{10}) - \cos(i\,\theta_{11}) + \cos(i\,\theta_{12})) \leq \left| H_{1} \right| L_{i}, \\ &\text{i=3.5.7.9....49} \end{split}$$

where, the definition of the parameters in (4) and (5) are similar to those of (2) and (3). Furthermore, the voltages of the DC link sources are again limited to between 0 and 120% of the nominal value. This feature improves the range of possible solutions as a function of the modulation index. The obtained results from solving non-linear equations by the PSO algorithm are shown in Fig. 6. It can be seen from Fig. 6 that the resulting solutions cover almost the entire range of the modulation range, i.e., 0.01<Ma<3.8. More importantly, the obtained results do not have any discontinuity in the entire range and can be employed in applications which require stepwise variations in the modulation indices. In Table II, a comparison is made of the required number of switching transitions for both the conventional SHE-PWM and the SHM-PWM with equal and non-equal DC link voltages. As shown, the proposed technique in this paper can fully meet the voltage limits with the lowest number of switching transitions in each quarter period.

Applications of the proposed technique include high power




Fig. 6. Switching angles and DC link voltages as a function of modulation index (a) Switching angles (b) DC link voltages.

TABLE II

COMPARISON OF THE REQUIRED SWITCHING TRANSITION BETWEEN
CONVENTIONAL MODULATION TECHNIQUES AND PROPOSED
SHM-PWM TECHNIQUE TO MEET THE VOLTAGE HARMONICS UP
TO 50TH FOR BOTH SINGLE- AND THREE-PHASE MODES WITH 4
CELLS IN EACH PHASE OF CHB

Modulation technique	Single-phase	Three-phase
SHE-PWM	cannot be applied	17
Non-equal SHE-PWM	21	13
SHM-PWM	cannot be applied	10
Non-equal SHM-PWM	12	4

TABLE III
CIRCUIT PARAMETERS USED FOR EXPERIMENTAL INVESTIGATION
OF THE THREE-PHASE STRUCTURE

Parameter	Symbol	Value
Number of H-Bridge cells per phase	N	4
Nominal DC link voltage	V_{DC}	40V
AC side voltage frequency	F	50 Hz
Switching frequency	f_s	50 Hz
Power Switch	S	IRF540N

electronic transformers to improve the efficiency and solution range of the modulation index [25]-[39]. In addition, for distributed generations (DGs) that generate DC voltages, a DC/AC converter is required to connect to grid or loads. This converter can use the proposed modulation technique to inject active and reactive powers to the power grid and ac loads, when all of the power quality voltage limits are met.

III. SIMULATION AND EXPERIMENTAL RESULTS OF THE PROPOSED APPROACH

In this section, simulation and experimental results of the proposed method are investigated, when a 9-level CHB converter is employed. MATLAB/Simulink software is used for obtaining the simulation results in both the single-phase and three-phase modes. For hardware implementation, IGBT or Power MOSFET switches can be used in the CHB configurations. In this paper, Power MOSFET switches have been employed. A picture of the hardware prototype of the CHB converter is shown in Fig. 7. In the hardware setup, a CORTEX M4 ARM processor is employed to generate the SHM-PWM switching pattern. Moreover, four DC power supplies are used to simulate the behavior of the DC/DC converters.




Fig. 7. Hardware prototype of the single-phase 9-level CHB converter.

A. Investigation of the Three-Phase Mode

The circuit parameters of the proposed method are shown in Table III. To verify the validity of the proposed method, two operating points, which have the lowest (the best) and highest (the worst) THD values, are simulated and implemented in the three-phase mode. The lowest amount of THD is obtained when the modulation index is 0.76 and the switching angles are 0.0538, 0.1799, 0.2907, and 0.4083 radian for the first, second, third, and fourth cells, respectively. The DC link voltages are 0.1556, 0.1665, 0.1883, and 0.2834 per-unit for the first, second, third, and fourth cells, respectively.

The same experimental implementation is carried out on the worst operating point M_a =2.51. The switching angles (Rad) and the DC link voltages (p.u) are θ_1 =0.0537, θ_2 =0.1776, θ_3 =0.2844, θ_4 =0.4054, v_1 =0.49275, v_2 =0.6374, v_3 =0.6869, and v_4 =0.8000. To compare the simulation results with those of the experiments, both sets of results are displayed in Fig. 8. As can be seen, the obtained results

satisfy the grid codes (EN 50160, CIGRE WG 36-05, IEC 61000-3-6 and IEC 61000-2-12) represented in Table I by employing one switching transition in each quarter of a period. In Fig. 11(a), the obtained result of the point with the highest THD (worst condition) is shown.

In Fig. 9, a comparison of the SHM-PWM and SHE-PWM is presented to show the advantage of the SHM-PWM. It is obvious that the 25th, 29th, 47th, and 49th harmonic orders and the THD cannot meet the grid codes with the SHE-PWM technique. However, with the SHM-PWM, all of the harmonics and the THD can satisfy the requirements of the grid codes in Table I.

B. Investigation of the Single-Phase Mode

The validity of the single-phase mode is confirmed in this section. In the single-phase mode, all of the odd harmonics including the triplen harmonics should be limited to extreme values. The circuit parameters are same as those of the previous investigation except for the switching frequency which is 150 Hz. In this mode, the operating points with the




Fig. 8. Comparing the harmonic values in simulation and experimental results (three-phase mode).




Fig. 9. Comparing the harmonic values in SHE and SHM (Best case).




Fig. 10. Comparing the harmonic values in simulation and experimental results (single-phase mode).




Fig. 11. Waveform of the phase voltage synthesized by the proposed SHM-PWM. (a) In three-phase structure. (b) In single-phase structure.

lowest (the best) and highest (the worst) THD values are considered for the simulation and experimental investigations. The corresponding waveform for the best operating point is shown in Fig. 11(b), when the parameters of the converter are $M_a=2.94$; the switching angles in radian are $\theta_1=0.08069$, $\theta_2=0.1165$, $\theta_3=0.1606$, $\theta_4=0.3079$, $\theta_5=0.3434$, $\theta_6=0.3837$, $\theta_7=0.6676$, $\theta_8=0.7078$, $\theta_9=0.74377$, $\theta_{10}=0.8920$, $\theta_{11}=0.9296$, $\theta_{12}=0.9662$; and the DC link voltages in p.u. are $v_1=0.8879$, $v_2=0.9848$, $v_3=0.88676$, and $v_4=0.7722$. On the other hand, the worst operating point has a modulation index of $M_a=1.43$; and the switching angles (Rad) and DC link voltages (p.u) are $\theta_1=0.08296$, $\theta_2=0.11657$, $\theta_3=0.1584$, $\theta_4=0.3075$, $\theta_3=0.3460$, $\theta_6=0.3831$, $\theta_7=0.6631$, $\theta_8=0.7055$, $\theta_9=0.7404$, $\theta_{10}=0.8894$, $\theta_{11}=0.9262$, $\theta_{12}=0.9620$, $v_1=0.4604$, $v_2=0.49392$, $v_3=0.3698$,

and v_4 =0.3768. In Fig. 10, a comparison of simulation and experimental results for the best and worst operating points is shown. It can be seen that the proposed method successfully satisfies the mentioned grid codes and that the switching frequency is 150 Hz.

IV. CONCLUSIONS

In this paper, a low frequency modulation technique was proposed for multilevel CHB inverters. The proposed method satisfies two international power quality standards (IEC 61000-3-6, and IEC 61000-2-12) and two regional power quality standards (EN 50160, and CIGRE 36-05). Moreover, it has the lowest number of switching transitions in the

three-phase mode (one transition for each switch in a fundamental period). Thus, it has the highest efficiency which can be achieved in a 9-level CHB converter. Furthermore, the proposed method mitigates all of the odd harmonics including the triplen harmonics in single-phase converters by three switching transitions for each of the switches in a fundamental period. The proposed method is based on adjustable DC links in order to have a continuous answer set for the entire range of modulation indices. More importantly, the THD of the proposed method in both the single-phase and three-phase modes is lower than 6.5% up to the 50th harmonic.

REFERENCES

- S. Khomfoi and L. M. Tolbert, "Multilevel power converters," *Power Electronics Handbook*, The University of Tennessee, Department of Electrical and Computer Engineering, 2007.
- [2] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: a survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, Vol. 49, No. 4, pp. 724-738, Aug. 2002.
- [3] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," *IEEE Trans. Ind. Electron.*, Vol. 49, No. 4, pp. 858-867, Aug. 2002.
- [4] Voltage characteristics of electricity supplied by public distribution systems, B Standard, European Standard CENELEC EN 50160:1999, 1994.
- [5] G. Beaulieu and G. Borloo, "Power quality indices and objectives," in 18th International Conference and Exhibition on Electricity Distribution (CIRED), Jun. 2005.
- [6] Assessment of Emission limits for distorting loads in MV and HV power systems, Electromagnetic Compatibility, Technical Report Type 3, Tech. Rep. IEC61000-3-6:1996, 1996.
- [7] Part 2-12: Compatibility levels for low-frequency conducted disturbances and signaling in public medium-voltage power supply systems, Electromagnetic Compatibility (EMC), document IEC 61000-2-12, Apr. 2003.
- [8] V. G. Agelidis, A. I. Balouktsis, and C. Cossar, "On attaining the multiple solutions of selective harmonic elimination PWM three-level waveforms through function minimization," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 3, pp. 996-1004, Mar. 2008.
- [9] W. Fei, X. Du, and B. Wu, "A generalized half-wave symmetry SHE-PWM formulation for multilevel voltage inverters," *IEEE Trans. Ind. Electron.*, Vol. 57, No. 9, pp. 3030-3038, Sep. 2010.
- [10] L. G. Franquelo, J. Napoles, R. C. P. Guisado, J. I. Leon, and M. A. Aguirre, "A flexible selective harmonic mitigation technique to meet grid codes in three-level PWM converters," *IEEE Trans. Ind. Electron.*, Vol. 54, No. 6, pp. 3022-3029, Dec. 2007.
- [11] J. Napoles, J. I. Leon, L. G. Franquelo, R. Portillo, and M. A. Aguirre, "Selective harmonic mitigation technique for multilevel cascaded H-bridge converters," in 35th Annual Conference of IEEE Industrial Electronics (IECON), pp. 806-811, Nov. 2009.
- [12] A. Marzoughi, H. Imaneini, and A. Moeini, "An optimal selective harmonic mitigation technique for high power

- converters," International Journal of Electrical Power & Energy Systems, Vol. 49, pp. 34-39, Jul. 2013.
- [13] Y. Zhang, Y. W. Li, N. R. Zargari, and Z. Cheng, "Improved selective harmonics elimination scheme with online harmonic compensation for high-power PWM converters," *IEEE Trans. Power Electron.*, Vol. 30, No. 7, pp. 3508-3517, Jul. 2015.
- [14] N. R. N. Ama, F. O. Martinz, L. Matakas, and F. Kassab, "Phase-locked loop based on selective harmonics elimination for utility applications," *IEEE Trans. Power Electron.*, Vol. 28, No. 1, pp. 144-153, Jan. 2013.
- [15] G. Konstantinou, V. G. Agelidis, and J. Pou, "Theoretical considerations for single-phase interleaved converters operated with SHE-PWM," *IEEE Trans. Power Electron.*, Vol. 29, No. 10, pp. 5124-5128, Oct. 2014.
- [16] M. K. Bakhshizadeh, H. Iman-Eini, and F. Blaabjerg, "Selective harmonic elimination in asymmetric cascaded multilevel inverters using a new low frequency strategy for photovoltaic applications," *Electric Power Components* and Systems, Vol. 43, No. 8-10, pp. 964–969, 2015.
- [17] M. S. A. Dahidah, G. Konstantinou, and V. G. Agelidis, "A review of multilevel selective harmonic elimination PWM: formulations, solving algorithms, implementation and applications," *IEEE Trans. Power Electron.*, Vol. 30, No. 8, pp. 4091-4106, Aug. 2015.
- [18] A. Kavousi, B. Vahidi, R. Salehi, M. K. Bakhshizadeh, N. Farokhnia, and S. S. Fathi, "Application of the bee algorithm for selective harmonic elimination strategy in multilevel inverters," *IEEE Trans. Power Electron.*, Vol. 27, No. 4, pp. 1689-1696, Apr. 2012.
- [19] R. N. Ray, D. Chatterjee, and S. K. Goswami, "Harmonics elimination in a multilevel inverter using the particle swarm optimisation technique," *IET Power Electronics*, Vol. 2, No. 6, pp. 646-652, Nov. 2009.
- [20] W. Fei, X. Du, and B. Wu, "A generalized half-wave symmetry SHE-PWM formulation for multilevel voltage inverters," *IEEE Trans. Ind. Electron.*, Vol. 57, No. 9, pp. 3030-3038, Sep. 2010.
- [21] J. R. Espinoza, G. Joos, J. Guzman, and L. A. Moran, "Real-time implementation of a generalized approach for SHE and fundamental current control in current source topologies," in *IEEE International Power Electronics* Congress (CIEP), pp. 21-26, Oct. 2000.
- [22] A. Moeini, A. Marzoughi, H. Iman-Eini, and S. Farhangi, "A modified control strategy for cascaded H-bridge rectifiers based on the low frequency SHE-PWM," in 12th International Conference on Environment and Electrical Engineering (EEEIC), pp. 501-506, May 2013.
- [23] J. Napoles, R. Portillo, J. I. Leon, M. A. Aguirre, and L. G. Franquelo, "Implementation of a closed loop SHMPWM technique for three level converters," in 34th Annual Conference of IEEE. Industrial Electronics (IECON), pp. 3260-3265, Nov. 2008.
- [24] J. Napoles, J. I. Leon, R. Portillo, L. G. Franquelo, and M. A. Aguirre, "Selective harmonic mitigation technique for high-power converters," *IEEE Trans. Ind. Electron.*, Vol. 57, No. 7, pp. 2315-2323, Jul. 2010.
- [25] A. Marzoughi and H. Imaneini, "An optimal selective harmonic mitigation for cascaded H-bridge converters," in 11th International Conference on Environment and Electrical Engineering (EEEIC), pp. 752-757, May 2012.
- [26] J. Napoles, A. J. Watson, J. J. Padilla, J. I. Leon, L. G. Franquelo, P. W. Wheeler, and M. A. Aguirre, "Selective harmonic mitigation technique for cascaded H-bridge converters with nonequal DC link voltages," *IEEE Trans.*

- Ind. Electron., Vol. 60, No. 5, pp. 1963-1971, May 2013.
- [27] N. Ghasemi, F. Zare, A. A. Boora, A. Ghosh, C. Langton, and F. Blaabjerg, "Harmonic elimination technique for a single-phase multilevel converter with unequal DC link voltage levels," *IET Power Electronics*, Vol. 5, No. 8, pp. 1418-1429, Sep. 2012.
- [28] N. Yousefpoor, S. H. Fathi, N. Farokhnia, and S. H. Sadeghi, "Application of OHSW technique in cascaded multi-Level inverter with adjustable DC sources," in *International Conference on Electric Power and Energy Conversion Systems (EPECS)*, pp. 1-6, Nov. 2009.
- [29] N. Farokhnia, S. H. Fathi, N. Yousefpoor, and M. K. Bakhshizadeh, "Minimisation of total harmonic distortion in a cascaded multilevel inverter by regulating voltages of dc sources," *IET Power Electronics*, Vol. 5, No. 1, pp. 106-114, Jan. 2012.
- [30] M. Najjar, A. Moeini, M. K. Bakhshizadeh, F. Blaabjerg, and S. Farhangi, "Optimal selective harmonic mitigation technique on variable DC link cascaded H-bridge converter to meet power quality standards," in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, Vol. 4, No. 3, pp. 1107-1116, Sep. 2016.
- [31] A. Moeini, H. Iman-Eini, and M. Bakhshizadeh, "Selective harmonic mitigation-pulse-width modulation technique with variable DC-link voltages in single and three-phase cascaded H-bridge inverters," *IET Power Electronics*, Vol. 7, No. 4, pp. 924-932, Apr. 2014.
- [32] M. Ashkaboosi, S. M. Nourani, P. Khazaei, M. Dabbaghjamanesh, and A. Moeini. "An optimization technique based on profit of investment and market clearing in wind power systems," *American Journal of Electrical and Electronic Engineering*, Vol. 4, No. 3, pp. 85-91, 2016.
- [33] P. Khazaei, S. M. Modares, M. Dabbaghjamanesh, M. Almousa, and A. Moeini, "A high efficiency DC/DC boost converterfor photovoltaic applications," *International Journal of Soft Computing and Engineering (IJSCE)*, pp. 2231-2307, 2016.
- [34] M. Rakhshan, N. Vafamand, M. Shasadeghi, M. Dabbaghjamanesh, and A. Moeini. "Design of networked polynomial control systems with random delays: sum of squares approach," *International Journal of Automation and Control*, Vol. 10, No. 1, pp. 73-86, 2016.
- [35] M. Biglarbegian, N. Shah, I. Mazhari, and B. Parkhideh, "Design considerations for high power density/efficient PCB embedded inductor," in *IEEE 3rd Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, pp. 247-252, Nov. 2015.
- [36] H. Jafarian, I. Mazhari, B. Parkhideh, S. Trivedi, D. Somayajula, R. Cox, and S. Bhowmik, "Design and implementation of distributed control architecture of an AC-stacked PV inverter," in *IEEE Energy Conversion Congress and Exposition (ECCE)*, pp. 1130-1135, Sep. 2015
- [37] M. Biglarbegian, B. Vatani, I. Mazhari, and B. Parkhideh, "Thermal storage capacity to enhance network flexibility in Dual Demand Side Management," in *North American Power Symposium (NAPS)*, pp. 1-5, Oct. 2015.
- [38] H. Jafarian, B. Parkhideh, J. Enslin, R. Cox, and S. Bhowmik, "On reactive power injection control of distributed grid-tied AC-stacked PV inverter architecture," Energy Conversion Congress and Exposition (ECCE), 2016
- [39] P. Khazaei, M. Dabbaghjamanesh, A. Kalantarzadeh, and H. Mousavi, "Applying the modified TLBO algorithm to

- solve the unit commitment problem," in 2016 World Automation Congress (WAC), pp. 1-6, Jul./Aug. 2016.
- [40] M. K. Bakhshizadeh, M. Najjar, F. Blaabjerg, and R. Sajadi, "Using variable DC sources in order to improve the voltage quality of a multilevel STATCOM with low frequency modulation," in 18th European Conference on Power Electronics and Applications (EPE'16 ECCE-Europe), Sep. 2016.



Amirhossein Moeini received his B.S. degree in Electrical Engineering from the University of Guilan, Rasht, Iran, in 2011; and his M.S. degree in Power Electronics and Electrical Machines from the University of Tehran, Tehran, Iran, in 2013. He is presently working towards his Ph.D. degree in the Power Electronics and Electrical

Power Research Laboratory at the University of Florida, Gainesville, Florida, USA. His current research interests include the modeling and control of power electronic converters, FACTS devices, power quality, evolutionary optimization methods, and optimal modulation techniques.



Hossein Iman-Eini received his B.S. and M.S. degrees from the University of Tehran, Tehran, Iran, in 2001 and 2003, respectively; and his Ph.D. degree from both the University of Tehran and the Grenoble Institute of Technology, Grenoble, France, in 2009, all in Electrical Engineering. He is presently working as an Associate Professor

in the School of Electrical and Computer Engineering, University of Tehran. His current research interests include the modeling and control of power converters, multilevel converters, and renewable energy systems.



Mohammad Najjar received his B.S. degree in Electrical Engineering from the Islamic Azad University of Kazeroon, Fars, Iran, in 2010; and his M.S. degree in Power Electronics and Electrical Machines from the University of Tehran, Tehran, Iran, in 2014. His current research interests include multilevel converters, the modeling and

control of power electronic converters, FACTS devices and power quality issues.