• 제목/요약/키워드: Cascaded H-bridges

검색결과 11건 처리시간 0.018초

다중브리지로 구성된 UPQC(Unified Power Quality Conditioner)의 동적 성능분석 (Dynamic Performance Analysis of Unified Power Quality Conditioner with Cascaded H-Bridges)

  • 한병문;소용철;김현우
    • 전기학회논문지P
    • /
    • 제55권2호
    • /
    • pp.94-102
    • /
    • 2006
  • This paper describes experimental analysis of UPQC, which is composed of cascaded H-bridges and single-phase multi-winding transformers. The operational characteristic was analyzed through experimental works with a scaled model, and simulations with PSCAD/EMTDC. The UPQC proposed in this paper can be directly connected to the distribution line without series injection transformers. It has flexibility to expand the operation voltage by increasing the number of H-bridge modules. The analysis results can be utilized to design the actual UPQC system applicable for the actual distribution system.

H-브리지로 구성된 UPQC(Unified Power Quality Conditioner)의 축소모형 실험결과 분석 (Experimental Analysis Result of Unified Power Quality Controller with Cascaded H-Bridges using Scaled Prototype)

  • 조윤호;한병문;김현우
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2005년도 학술대회 논문집 전문대학교육위원
    • /
    • pp.93-96
    • /
    • 2005
  • This paper describes experimental analysis of UPQC, which is composed of cascaded H-bridges and single-phase multi-winding transformers. The operational characteristic was analyzed through experimental works with a scaled model, and simulations with PSCAD/EMTDC. The UPQC proposed in this paper can be directly connected to the distribution line without series injection transformers. It has flexibility to expand the operation voltage by increasing the number of H-bridge modules. The analysis results can be utilized to design the actual UPQC system applicable for the actual distribution system.

  • PDF

Voltage Balance Control of Cascaded H-Bridge Rectifier-Based Solid-State Transformer with Vector Refactoring Technology in αβ Frame

  • Wong, Hui;Huang, Wendong;Yin, Li
    • Journal of Power Electronics
    • /
    • 제19권2호
    • /
    • pp.487-496
    • /
    • 2019
  • For a solid-state transformer (SST), some factors, such as signal delay, switching loss and differences in the system parameters, lead to unbalanced DC-link voltages among the cascaded H-bridges (CHB). With a control method implemented in the ${\alpha}{\beta}$ frame, the DC-link voltages are balanced, and the reactive power is equally distributed among all of the H-bridges. Based on the ${\alpha}{\beta}$ frame control, the system can achieve independent active current and reactive current control. In addition, the control method of the high-voltage stage is easy to implement without decoupling or a phase-locked loop. Furthermore, the method can eliminate additional current delays during transients and get the dynamic response rapidly without an imaginary current component. In order to carry out the controller design, the vector refactoring relations that are used to balance DC-link voltages are derived. Different strategies are discussed and simulated under the unbalanced load condition. Finally, a three-cell CHB rectifier is constructed to conduct further research, and the steady and transient experimental results verify the effectiveness and correctness of the proposed method.

다중브리지로 구성된 UPQC(Unified Power Quality Conditioner)의 동적 성능분석 (Dynamic Performance Analysis of Unified Power Quality Conditioner with Cascaded H-Bridges)

  • 조윤호;배병열;한병문
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2006년도 춘계학술대회 논문집 전기기기 및 에너지변환시스템부문
    • /
    • pp.241-243
    • /
    • 2006
  • This paper describes experimental analysis of UPQC, which is composed of cascaded H-bridges and single-phase multi-winding transformers. The operational characteristic was analyzed through experimental works with a scaled model, and simulations with PSCAD/EMTDC. The UPQC proposed in this paper can be directly connected to the distribution line without series injection transformers. It has flexibility to expand the operation voltage by increasing the number of H-bridge modules. The analysis results can be utilized to design the actual UPQC system applicable for the actual distribution system.

  • PDF

Experimental Validation of a Cascaded Single Phase H-Bridge Inverter with a Simplified Switching Algorithm

  • Mylsamy, Kaliamoorthy;Vairamani, Rajasekaran;Irudayaraj, Gerald Christopher Raj;Lawrence, Hubert Tony Raj
    • Journal of Power Electronics
    • /
    • 제14권3호
    • /
    • pp.507-518
    • /
    • 2014
  • This paper presents a new cascaded asymmetrical single phase multilevel converter with a lower number of power semiconductor switches and isolated DC sources. Therefore, the number of power electronic devices, converter losses, size, and cost are reduced. The proposed multilevel converter topology consists of two H-bridges connected in cascaded configuration. One H-bridge operates at a high frequency (high frequency inverter) and is capable of developing a two level output while the other H-bridge operates at the fundamental frequency (low frequency inverter) and is capable of developing a multilevel output. The addition of each power electronic switch to the low frequency inverter increases the number of levels by four. This paper also introduces a hybrid switching algorithm which uses very simple arithmetic and logical operations. The simplified hybrid switching algorithm is generalized for any number of levels. The proposed simplified switching algorithm is developed using a TMS320F2812 DSP board. The operation and performance of the proposed multilevel converter are verified by simulations using MATLAB/SIMULINK and experimental results.

Implementation of Cuckoo Search Optimized Firing Scheme in 5-Level Cascaded H-Bridge Multilevel Inverter for Power Quality Improvement

  • Singla, Deepshikha;Sharma, P.R.
    • Journal of Power Electronics
    • /
    • 제19권6호
    • /
    • pp.1458-1466
    • /
    • 2019
  • Multilevel inverters have appeared as a successful and utilitarian solution in many power applications. The prime objective of an inverter is to keep the fundamental component of the output voltage of a multilevel inverter at a preferred value. Equally important is the need to keep the harmonic components in the output voltage within stated harmonic limits. Therefore, the basis of this research is to develop a harmonic minimization function that optimizes the switching angles of cascaded H-bridge multilevel inverter. Due to benefits of the Cuckoo Search (CS) algorithm, it is applied to determine the switching angles, which are further used to generate the switching pattern for firing the H-bridges of multilevel inverter. Simulation results are compared with SPWM based firing scheme. The switching frequency for SPWM firing scheme is taken as 200 Hz since the switching losses are increased when switching frequency is high. To validate the ability of Cuckoo Search optimized firing scheme in minimization of harmonics, experimental results obtained from hardware prototype of Five Level Cascaded H-Bridge Multilevel Inverter equipped with a FPGA controller are presented to verify the simulation results.

3300V 1MVA H-브릿지 멀티레벨 인버터 개발 (Development of 3300V 1MVA Multilevel Inverter using Cascaded H-Bridge Cell)

  • 박영민;김연달;이현원;이세현;서광덕
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2003년도 춘계전력전자학술대회 논문집(2)
    • /
    • pp.593-597
    • /
    • 2003
  • Multilevel power conversion technology has received increasing attention recently for high power applications. The converters with the technology are suitable for high voltage and high power applications due to their ability to synthesize waveforms with better harmonic spectrum and apply for the high voltage equipment with a limited voltage rating of device. In the family of multilevel inverters, the topologies based on cascaded H-bridges are particularly attractive because of their modularity and simplicity of control. This paper presents multilevel inverter with cascaded H-bridge for large-power motor drives. The main features of this drive 1) reduce harmonic injection 2) can generate near-sinusoidal voltages, 3) have almost no common-mode voltage; 4) are low dv/dt at output voltage; 5)do not generate significant over-voltage on motor terminal; The topology of the developed product is presented and the feasibility study of the inverter on 3300v 1MVA 7-level H-bridge type was tarried out with experiments.

  • PDF

IT기반 지능형 다기능 변압기용 cascade형 PWM 컨버터의 특성 연구 (A Study On the Characteristics of Cascaded PWM Converter for IUT)

  • 안준선
    • 한국정보전자통신기술학회논문지
    • /
    • 제6권3호
    • /
    • pp.135-140
    • /
    • 2013
  • 본 논문은 스마트 그리드의 핵심 설비중 하나인 반도체 지능형 변압기의 시스템 구성과 이에 필요한 PWM 컨버터의 PWM 생성 방식에 관한 논문으로, 반도체 지능형 변압기의 경우 입력단이 수전계통에 직접 접속되기 때문에 고전압을 견딜 수 있는 방식으로 구성되어야 하고 이를 위해서는 다단 연결방식의 PWM 컨버터의 구성이 필수적이다. 종래의 PWM 생성 방식의 경우 지령전압의 크기에 따라서 각 단별 스위칭 부하가 균등하게 분포되지 않기 때문에 이를 해결하기 위한 복잡한 리던던시를 스위칭 패턴에 추가해야 했으나, 본 논문에서 제안하는 방식의 경우 부하의 분담이 자동적으로 이루어지기 때문에 그러한 부담없이 시스템을 구성하는 것이 가능하다.

Improvement of the Performance of the Cascaded Multilevel Inverters Using Power Cells with Two Series Legs

  • Babaei, Ebrahim;Dehqan, Ali;Sabahi, Mehran
    • Journal of Power Electronics
    • /
    • 제13권2호
    • /
    • pp.223-231
    • /
    • 2013
  • A modular three-phase multilevel inverter especially suitable for electrical drive applications has been previously presented. This topology is based on series connection of power cells in which each cell comprised of two inverter legs in series. In this paper, in order to generate the maximum number of voltage levels with reduced number of switches, three algorithms are proposed for determination of the magnitudes of dc voltage sources. In addition, a new hybrid multilevel inverter is proposed that is composed of series connection of the previously presented multilevel inverter and some H-bridges. The proposed topology has been compared with some other presented multilevel inverters. The performance of the proposed multilevel inverter has been verified by simulation and experimental results of a single-phase 39-level multilevel inverter.

멀티레벨 인버터의 순간정전 보상알고리즘에 관한 연구 (Voltage Dip Compensation Algorithm Using Multi-Level Inverter)

  • 윤홍민;김용
    • 조명전기설비학회논문지
    • /
    • 제27권12호
    • /
    • pp.133-140
    • /
    • 2013
  • Cascaded H-Bridge multi-level inverters can be implemented through the series connection of single-phase modular power bridges. In recent years, multi-level inverters are becoming increasingly popular for high power applications due to its improved harmonic profile and increased power ratings. This paper presents a control method for balancing the dc-link voltage and ride-through enhancement, a modified pulse width-modulation Compensation algorithm of cascaded H-bridge multi-level inverters. During an under-voltage protection mechanism, causing the system to shut down within a few milliseconds after a power interruption in the main input sources. When a power interruption occurs finish, if the system is a large inertia restarting the load a long time is required. This paper suggests modifications in the control algorithm in order to improve the sag ride-through performance of ac inverter. The new proposed strategy recommends maintaining the DC-link voltage constant at the nominal value during a sag period, experimental results are presented.