• Journal of the Institute of Electronics Engineers of Korea SP
• /
• v.39 no.1
• /
• pp.87-96
• /
• 2002

This paper proposes an efficient decimation filter structure in programmable down converter for software radio. The decimation filter consists of the cascaded integrator-comb(CIC) filter, a compensation filter for CIC, cascaded comb and modified halfband filters, and programmable FIR filter. Since the compensation filter is used in CIC, the passband drooping is compensated and stopband attenuation is improved. Therefor the more decimation can be implemented in CIC filter. The compensation filter in CIC reduced the computational complexity of other decimation filters and the coefficients of PFIR, thereby achieving a significant hardware reduction over existing approaches. We can reduce the multiply operator by 20% in hardware and operation by 50% as compared with PDC of Harris.

• Proceedings of the IEEK Conference
• /
• 2003.11a
• /
• pp.497-500
• /
• 2003

In this paper, a new filter structure to improve frequency response characteristics in CIC(Cascaded Integrator-Comb) decimation filters is proposed. Conventional filters improve passband characteristics, but they make worse slinging band characteristics. In this paper, we propose a new filter which is called IFOP(Interpolated Fourth-Order Polynomials). By using this proposed filter, passband droop and aliasing band attenuation are simultaneously improved. Since proposed filter needs only one multiplication computation is not much. And overall linear phase characteristics are maintained since the proposed filter is also linear phase. Finally, implementation cost of the proposed filter is compared with those of conventional filters.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.26 no.10B
• /
• pp.1367-1374
• /
• 2001

본 논문은 무선 통신 시스템에 사용될 수 있는 저전력의 Cascaded Integrator-Comb(CIC) 필터 뱅크 구조를 제안한다. 필터 뱅크를 만들기 위해서 CIC 필터의 적분기 섹션을 변화시켜 구성하는 방법을 제안하였으며, 원하는 채널별 중심주파수를 정확히 맞추기 위하여 Modified CIC Filter(MCF)를 사용하는 방법을 제안하였다. 이 방법으로 채널별 중심주파수가 원하는 주파수에 위치하도록 필터 뱅크를 구현할 수 있음을 보였다. 또한 각 채널별 통과대역 주파수응답특성을 개선할 수 있는 새로운 Generalized Comb Filter(GCF)를 제안하였다. 한 개의 GCF와 두 개의 GCF를 각 채널에 적용하는 방법과 그때 통과대역의 주파수응답특성이 얼마나 향상되는지를 보였다. 또한 본 논문이 제안한 CIC 필터 뱅크와 일반 FIR 필터를 사용한 필터 뱅크의 구현 소자의 수를 비교하여 구조의 우수함을 입증하였다.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.28 no.6C
• /
• pp.609-614
• /
• 2003

In this paper, a new filter structure to improve frequency response characteristics in CIC(Cascaded Integrator-Comb) decimation filters is proposed. Conventional filters improve passband characteristics, but they make worse aliasing band characteristics. In this paper, we propose a new filter which is called IFOP(Interpolated Fourth-Order Polynomials). By using this proposed filter, passband droop and aliasing band attenuation are simultaneously improved. Since proposed filter needs only one multiplication, computation is not much. And overall linear phase characteristics are maintained since the proposed filter is also linear phase. Finally, implementation cost of the proposed filter is compared with those of conventional filters.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.29 no.6C
• /
• pp.777-784
• /
• 2004

In this paper, a new filter structure to improve frequency response characteristics in decimation filter using CIC(Cascaded Integrator-Comb) filters and half band filters is proposed. Conventional filters improve only passband characteristics, but we propose a new filter which can improve stop band and pass band characteristics simultaneously. Since proposed filter needs only two multiplication, additional implementation cost is not much. And overall linear phase characteristics are maintained since the proposed filter is also linear phase. Finally, filter coefficients quantization effects ate discussed after Verilog-HDL coding.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.49 no.11
• /
• pp.141-148
• /
• 2012

A design of a 32-bit fourth-stage decimation filter decimation filter used in sigma-delta analog-to-digital (A/D) converter is proposed in this work. A four-stage decimation filter with down-sampling factor of 512 and 32-bit output is developed. A multi-stage cascaded integrator-comb (CIC) filter, which reduces the sampling rate by 64, is used in the first stage. Three half-band FIR filters are used after the CIC filter, each of which reduces the sampling rate by two. The pipeline structure is applied in the CIC filter to reduce the power consumption of the CIC. The Canonic Signed Digit (CSD) arithmetic is used to optimize the multiplier structure of the FIR filter. This filter is implemented based on a semi-custom design flow and a 130nm CMOS standard cell library. This decimation filter operates at 98.304 MHz and provides 32-bit output data at an audio frequency of 192 kHz with power consumption of $697{\mu}W$. In comparison to the previous work, this design shows a higher performance in resolution, operation frequency and decimation factor with lower power consumption and small logic utilization.

• Journal of the Institute of Electronics Engineers of Korea SP
• /
• v.42 no.4 s.304
• /
• pp.153-158
• /
• 2005

In this paper, a filter is proposed to compensate droop of the CIC filter for SDR. The proposed compensation filter has almost linear-phase characteristic, requires low operational complexity, and is cost-effective due to its second-order characteristic and lowest operational rate in the baseband.. Especially, it compensates droop in the passband with little performance degradation in the stopband. It is shown, by a design example and its performance analysis, that the proposed compensation method gives performance enhancement in communication systems. It is also shown that the proposed method is superior to conventional ones in view of memory usage and computational load.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.34 no.10C
• /
• pp.992-1000
• /
• 2009

Available electric wave resources have been limited than frequency demands that increase with the development of radio communication. According to FCC's (Federal Communication Commission) report, 70% of allocated spectrum was unused. This means that the lack phenomenon of electronic wave resources is ineffectively managed compare with the finiteness of frequency resources. According to the recognition of unused frequency within allocated band, this progress has been investigating to identify the unused TV channel and provide radio communication services. This paper proposed the sensing algorithm that efficiently recognizes the frequency resources which does not use and shares with the licensed user through using the multi-band CIC (Cascaded Integrator Comb) filter based on polyphase filter bank. The simulation results verifies that the proposed scheme can obtain the similar performance of variance and relatively low complexity to the existing scheme.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.19 no.11
• /
• pp.2649-2655
• /
• 2015

While the oversampling sigma-delta ADCs are known to have high resolution, they often suffer from SNDR losses when operated at a very high data clock. This paper presents a design and implementation of a decimation filter that provides minimum distortion at passband for high-speed sigma-delta ADC. The proposed digital decimation filter employs a butterworth structure. To evaluate the performance of the proposed decimation filter, we implemented a 1-bit, third-order, OSR=64 sigma-delta modulator followed by the proposed decimation filter. Using the simulation ad measurement, we compared the performance of the proposed decimation filter with a conventional CIC(cascaded integrator comb) decimation filter, which is commonly used in most sigma-delta ADCs. The measurement results show that the proposed decimation filter presents substantially lower distortion at passband and thus can provide must higher SNDR.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.62 no.2
• /
• pp.264-269
• /
• 2013

In this paper, low-power heart beat detection algorithm and structure is proposed. The proposed detection algorithm utilizes filter banks to display a specific beat per minute(BPM) from the heart beat signals. Since general filter banks need a lot of computation to calculate a BPM, we propose the filter banks structure using modified CIC(Cascaded Integrator Comb) filters. It is shown that the proposed modified CIC filter banks algorithm can display the BPM from the heart beat signals precisely and efficiently.