• Journal of Power Electronics
• /
• v.13 no.4
• /
• pp.600-608
• /
• 2013

This paper analyzes the effect of the admittance component for the digitally controlled single-phase bridgeless power factor correction (PFC) converter. To do this, it is shown how the digital delay effects such as the digital pulse-width modulation (DPWM) and the computation delays restrict the bandwidth of the converter. After that, the admittance effect of the entire digital control system is analyzed when the bridgeless PFC converter which has the limited bandwidth is connected to the grid. From this, the waveform distortion of the input current is explained and the compensation method for the admittance component is suggested to improve the quality of the input current. Both the simulations and the experiments are performed to verify the analyses taken in this paper for the 1 kW bridgeless PFC converter prototype.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.12 no.4
• /
• pp.449-455
• /
• 2019

This paper proposes a flyback diode of bridgeless PFC converter as SiC SBD (Schottky Barrier Diode) to achieve high efficiency. In addition, through the explanation of the operation principle of the bridgeless PFC converter, the conduction section of the freewheel diode is shown in the bridgeless PFC converter to verify the contribution of system loss due to the loss of the freewheel diode. The advantages of the SiC SBD device's physical properties and the reverse recovery characteristics are explained, and the efficiency is measured by measuring the turn-on and turn-off losses. The loss was calculated. The simulation results were calculated in consideration of device characteristics and verified through the waveform analysis and comparison of the actual system. In order to consider the device characteristics, the simulation was conducted using the thermal module of PSIM. As a result of the prototype test, the turn-on loss was 0.608W and the turn-off loss was 21.62W, resulting in the total switching loss of 22.228W. The comparison of the two results proved the validity of the experimental method. In addition, a high efficiency of 94.58% is achieved.

• Journal of Power Electronics
• /
• v.9 no.5
• /
• pp.708-717
• /
• 2009

In this paper a new zero voltage transition PWM bridgeless PFC is introduced. The auxiliary circuit provides soft switching condition for all semiconductor devices. Also, in the resonant path of the auxiliary circuit, only two semiconductor devices exist. Therefore the resonant conduction losses are low. Furthermore, the auxiliary circuit semiconductor elements consist of only one diode and one switch. The proposed auxiliary circuit is applied to a bridgeless PFC converter to further reduce conduction and switching losses. In this paper, the operating modes of this converter are explained and the resulting ideal and simulation waveforms are shown. The presented experimental results justify the theoretical analysis.

• Journal of Power Electronics
• /
• v.12 no.2
• /
• pp.268-275
• /
• 2012

Based on the standards that limit the harmonic pollution of electronic systems, the use of PFC converters is mandatory. In this paper, a new resonant bridgeless PFC converter is introduced. By eliminating the input bridge diodes, the efficiency is improved. Moreover, soft switching conditions for all of the semiconductor elements are achieved without adding any extra switches. As a result, high efficiency is attained. The proposed converter is analyzed and the theoretical and simulation results of the proposed converter are presented. In order to verify the validity of the analysis, a 40 w prototype converter is implemented and experimental results are presented. The experimental results show that high efficiency is attained while achieving a high power factor.

• Journal of Power Electronics
• /
• v.12 no.5
• /
• pp.723-730
• /
• 2012

This paper presents a new ZVS single phase bridgeless (Power Factor Correction) PFC, using an active clamp to achieve zero-voltage-switching for all main switches and diodes. Since the presented PFC uses a bridgeless rectifier, most of the time, only two semiconductor components are in the main current path, instead of three in conventional single-switch configurations. This property significantly reduces the conduction losses,. Moreover, zero voltage switching removes switching loss of all main switches and diodes. Also, auxiliary switch turns on zero current condition. The presented converter needs just a simple non-isolated gate drive circuitry to drive all switches. The eight stages of each switching period and the design considerations and a control strategy are explained. Finally, the converter operation is verified by simulation and experimental results.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.27 no.2
• /
• pp.85-91
• /
• 2022

This study proposes a high efficiency bridgeless Power Factor Correction (PFC) converter with improved common mode noise characteristics. Conventional PFC has limitations due to low efficiency and enlarged heat sink from considerable conduction loss of bridge diode. By applying a Common Mode (CM) coupled inductor, the proposed bridgeless PFC converter generates less conduction loss as only a small magnetizing current of the CM coupled inductor flows through the input diode, thereby reducing or removing heat sink. The input diode is alternately conducted every half cycle of 60 Hz AC input voltage while a negative node of AC input voltage is always connected to the ground, thus improving common mode noise characteristics. With the aim to improve switching loss and reverse recovery of output diode, the proposed circuit employs Critical Conduction Mode (CrM) operation and it features a simple Zero Current Detection (ZCD) circuit for the CrM. In addition, the input current sensing is possible with the shunt resistor instead of the expensive current sensor. Experimental results through 480 W prototype are presented to verify the validity of the proposed circuit.

• Proceedings of the KIPE Conference
• /
• 2010.07a
• /
• pp.359-360
• /
• 2010

최근 에너지의 근원이 되는 원유가의 급등으로 인해 에너지 소비에 대한 국내외적인 관심이 증폭되어 에너지를 소비하는 측의 효율개선에 대한 요구가 급등하고 있으며 전력변환기 시장에서도 효율이 전력변환기의 사용자의 선택기준이 될 정도로 매우 강력한 실정이다. 본 논문에서는 DSP(TMS320F28035)를 이용한 2kW급 고효율 Bridgeless PFC Converter를 제안한다. 제안된 Converter를 실험을 통해 고효율과 고전력밀도의 기능을 검증하였다.

• Journal of Power Electronics
• /
• v.14 no.5
• /
• pp.815-826
• /
• 2014

An improved bridgeless interleaved boost power factor correction (PFC) rectifier to improve power efficiency and component utilization is proposed in this study. With combined conventional bridgeless PFC circuit and interleaved technology, the proposed rectifier consists of two interleaved and magnetic inter-coupling boost bridgeless converter cells. Each cell operates alternatively in the critical conduction mode, which can achieve the soft-switching characteristics of the switches and increase power capacity. Auxiliary blocking diodes are employed to eliminate undesired circulating loops and reduce current-sensing noise, which are among the serious drawbacks of a dual-boost PFC rectifier. Magnetic component utilization is improved by symmetrically coupling two inductors on a unique core, which can achieve independence from each other based on the auxiliary diodes. Through the interleaved approach, each switch can operate in the whole line cycle. A simple control scheme is employed in the circuit by using a conventional interleaved controller. The operation principle and theoretical analysis of the converter are presented. A 600 W experimental prototype is built to verify the theoretical analysis and feasibility of the proposed rectifier. System efficiency reaches 97.3% with low total harmonic distortion at full load.

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.24-25
• /
• 2017

In this paper, a low cost bridgeless interleaved power factor correction topology for electric vehicle charger application is proposed. With the proposed topology the number of switches, inductors, current sensors and associated circuits can be reduced, thereby reducing the cost of the system as compared to the conventional bridgeless PFC circuit. The reduced input current ripple by the proposed interleaved topology makes it suitable for high power applications such as electric vehicle chargers since it can reduce the size of the inductor core and the Electro Magnetic Interference (EMI) problem. In the proposed topology only one current sensor is required. All the boost inductor currents can be reconstructed by sampling the output current and used to control the input current. Therefore the typical problem caused by the unequal current gain of each current sensor inherently does not exist in the proposed topology. In addition the current sharing between converters can be achieved more accurately and the high frequency distortion is decreased. The performance of the proposed converter is verified by the experimental results with a prototype of 6.6kW bridgeless interleaved PFC circuit.

• Proceedings of the KIPE Conference
• /
• 2016.07a
• /
• pp.263-264
• /
• 2016

일반적으로 HID 램프용 안정기에는 디지털 제어기를 사용하지 않지만 디지털 제어로 구현하는 경우 여러 가지 이점이 있다. 따라서 본 논문에서는 DSP를 기반으로 Bridgeless CRM PFC Converter 제어를 디지털로 구현 할 것을 제안하였다. 이때 인덕터 전류 검출을 하지 않기 위하여 DSP 연산에 의해 계산된 온, 오프 시간으로 동작하도록 하였으며, 과도상태 시 출력 전압에 따른 주파수 제한 방법을 통해 안정적인 구동이 가능하도록 하였다. 제안한 방식은 시뮬레이션을 통해 검증하였다.