• Title/Summary/Keyword: Block control

Search Result 2,028, Processing Time 0.034 seconds

Parameter Estimation of The Distributed System via Improved Block Pulse Coefficients Estimation

  • Kim, Tai-hoon;Shim, Jae-sun
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2002.10a
    • /
    • pp.61.6-61
    • /
    • 2002
  • In these days, Block Pulse functions are used in a variety of fields such as the analysis and controller design of the systems. In applying the Block Pulse function technique to control and systems science, the integral operation of the Block Pulse series plays important roles. This is because differential equations are always involved in the representations of continuous-time models of dynamic systems, and differential operations are always approximated by the corresponding Block Pulse series through integration operational matrices. In order to apply the Block Pulse function technique to the problems of continuous-time dynamic systems more efficiently, it is necessary to find th...

  • PDF

Design of Control Block for Passive UHF RFID Tag IC (수동형 UHF대역 RFID 태그 IC의 제어부 설계)

  • Woo, Cheol-Jong;Cha, Sang-Rok;Kim, Hak-Yun;Choi, Ho-Yong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.9
    • /
    • pp.41-49
    • /
    • 2008
  • This paper presents a design of the control block of a passive UHF RFID tag IC according to EPCglobal Class-1 Generation-2 UHF RFID 1.1.0 Protocol. The control block includes a PIE block, CRC5/CRC16, a Slot Counter, a Random Number Generator, a Main Control Block, a Encoder and a Memory Interface. The control block has been designed using the Verilog HDL and has been simulated. Functional simulation results for the overall control block operation show that 11 instructions with 7 states are operated correctly. Also, the control block has been implemented with 36,230 gates by Synopsys Design Compiler and Apollo using Magnachip 0.25$\mu$m technology.

Regional nerve blocks for relieving postoperative pain in arthroscopic rotator cuff repair

  • Tae-Yeong Kim;Jung-Taek Hwang
    • Clinics in Shoulder and Elbow
    • /
    • v.25 no.4
    • /
    • pp.339-346
    • /
    • 2022
  • Rotator cuff tear is the most common cause of shoulder pain in middle-age and older people. Arthroscopic rotator cuff repair (ARCR) is the most common treatment method for rotator cuff tear. Early postoperative pain after ARCR is the primary concern for surgeons and patients and can affect postoperative rehabilitation, satisfaction, recovery, and hospital day. There are numerous methods for controlling postoperative pain including patient-controlled analgesia, opioid, interscalene block, and local anesthesia. Regional blocks including interscalene nerve block, suprascapular nerve block, and axillary nerve block have been successfully and commonly used. There is no difference between interscalene brachial plexus block (ISB) and suprascapular nerve block (SSNB) in pain control and opioid consumption. However, SSNB has fewer complications and can be more easily applied than ISB. Combination of axillary nerve block with SSNB has a stronger analgesic effect than SSNB alone. These regional blocks can be helpful for postoperative pain control within 48 hours after ARCR surgery.

A Quantizer Reconstruction Level Control Method for Block Artifact Reduction in DCT Image Coding (양자화 재생레벨 조정을 통한 DCT 영상 코오딩에서의 블록화 현상 감소 방법)

  • 김종훈;황찬식;심영석
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.28B no.5
    • /
    • pp.318-326
    • /
    • 1991
  • A Quantizer reconstruction level control method for block artifact reduction in DCT image coding is described. In our scheme, quantizer reconstruction level control is obtained by adding quantization level step size to the optimum quantization level in the direction of reducing the block artifact by minimizing the mean square error(MSE) and error difference(EDF) distribution in boundary without the other additional bits. In simulation results, although the performance in terms of signal to noise ratio is degraded by a little amount, mean square of error difference at block boundary and mean square error having relation block artifact is greatly reduced. Subjective image qualities are improved compared with other block artifact reduction method such as postprocessing by filtering and trasform coding by block overlapping. But the addition calculations of 1-dimensional DCT become to be more necessary to coding process for determining the reconstruction level.

  • PDF

Study on the method of Block processing by SFC (SFC에 의한 권역별 처리 방법에 관한 연구)

  • You, Jeong-Bong
    • Proceedings of the KIEE Conference
    • /
    • 2006.10c
    • /
    • pp.273-275
    • /
    • 2006
  • Ladder Diagram(LD) is the most widely utilized among many sorts of existing programs using for the design of process control system. But it is very difficult to grasp sequential flow of control logic. In this paper, we proposed the method that we can control a lot of blocks. We used PLC in process control system. And, in order to design we used Sequential Function Chart(SFC). In this paper, we proposed the method of block contro. and confirmed feasibility through a simulation.

  • PDF

A Design and Implementation of Real-time Video frame data Processing control for Block Matching Algorithm (고속블럭정합 알고리즘을 위한 실시간 영상프레임 데이터 처리 제어 방법의 설계 및 구현)

  • 이강환;황호정
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.373-376
    • /
    • 2001
  • This paper has been studied a real-time video frame data processing control that used the linear systolic array for motion estimation. The proposed data control processing provides to the input data into the multiple processor array unit(MPAU) from search area and reference block data. The proposed data control architecture has based on two slice band for input data processing. And it has no required external control logic blocks for input data as like reference block or search area data.

  • PDF

Diallel Crosses Block Designs for Control versus Test Inbred Lines Comparisons

  • Son, Young-Nam;Choi, Kuey-Chung
    • Journal of the Korean Data and Information Science Society
    • /
    • v.13 no.2
    • /
    • pp.175-184
    • /
    • 2002
  • In this paper, diallel crosses block designs for control versus test comparisons among the lines are proposed. These block designs are constructed by using partially balanced incomplete block designs with C-properties. Also, the efficiencies of the diallel crosses block designs obtained through this method are tabulated for number of lines 22 or less.

  • PDF

Splanchnic Nerve Block at T12 Level (제 12흉추부위에서 시행한 내장신경차단)

  • Park, Chung-Hyun;Yoon, Kuck-Mi;Oh, Hung-Kun
    • The Korean Journal of Pain
    • /
    • v.5 no.1
    • /
    • pp.17-22
    • /
    • 1992
  • Splanchnic nerve block(SNP) is performed to relieve intractable upper abdominal cancer pain. Boas, in a technique using fluoroscopy, was the first to note the difference between transcrural celiac plexus block and retrocrural splanchnic nerve block(SNB). We have experienced 10 cases of SNB at the T12 level under control of fluoroscopy. Our results support this approach as an effective method for upper abdominal cancer pain control.

  • PDF

The Design of High Speed Processor for a Sequence Logic Control using FPGA (FPGA를 이용한 시퀀스 로직 제어용 고속 프로세서 설계)

  • Yang, Oh
    • The Transactions of the Korean Institute of Electrical Engineers A
    • /
    • v.48 no.12
    • /
    • pp.1554-1563
    • /
    • 1999
  • This paper presents the design of high speed processor for a sequence logic control using field programmable gate array(FPGA). The sequence logic controller is widely used for automating a variety of industrial plants. The FPGA designed by VHDL consists of program and data memory interface block, input and output block, instruction fetch and decoder block, register and ALU block, program counter block, debug control block respectively. Dedicated clock inputs in the FPGA were used for high speed execution, and also the program memory was separated from the data memory for high speed execution of the sequence instructions at 40 MHz clock. Therefore it was possible that sequence instructions could be operated at the same time during the instruction fetch cycle. In order to reduce the instruction decoding time and the interface time of the data memory interface, an instruction code size was implemented by 16 bits or 32 bits respectively. And the real time debug operation was implemented for easy debugging the designed processor. This FPGA was synthesized by pASIC 2 SpDE and Synplify-Lite synthesis tool of Quick Logic company. The final simulation for worst cases was successfully performed under a Verilog HDL simulation environment. And the FPGA programmed for an 84 pin PLCC package was applied to sequence control system with inputs and outputs of 256 points. The designed processor for the sequence logic was compared with the control system using the DSP(TM320C32-40MHz) and conventional PLC system. The designed processor for the sequence logic showed good performance.

  • PDF

A Study on Optimization of Block Sectioning for Step Speed Control (I) (다단계 속도제어를 위한 폐색구간 분할에 대한 최적화에 관한 연구 (I))

  • 이종우
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.52 no.8
    • /
    • pp.390-396
    • /
    • 2003
  • This paper is focused on an optimal block sectioning technique which are widely used in conventional railway system. We studied braking distance with pure train braking performance to generalize train braking. We tried to apply the braking distance to wayside signaling system to decide optimal block sectioning to reduce headway. The braking distances are obtained for 2 aspects, 3 aspects, 4 aspects and n aspects such that step speed control, are longer than the pure braking distance. We found an optimal solution with the generalized n aspects, and a minimum block distance for ATO mode.