• Title/Summary/Keyword: Bit Reliability

Search Result 190, Processing Time 0.026 seconds

Implimentation of Parallel Procssor System with Reliability (신뢰성을 고려한 병열프로세서에서 구성)

  • 고명삼;정택원
    • 전기의세계
    • /
    • v.31 no.5
    • /
    • pp.355-360
    • /
    • 1982
  • In numerical computation, it is desirable to access any row or column, the main diagonal, subarrays, of a matrix without any conflict for successful parallel processing. To meet this requirement special storage scheme is used for conflict-free access of necessary data. Interconnection network, which connects processing elements and processing element memory modules, is required to execute the necessary operations. In this paper we discuss the skewing method for conflict-free, access to various bit slices and single-stage interconnection networks.

  • PDF

A System Approach to A Bag Filter Failure using Fault Tree Analysis (Fault Tree Analysis을 활용한 집진기(Bag Filter) 고장의 체계적 분석)

  • 이근희;이동형
    • Journal of Korean Society of Industrial and Systems Engineering
    • /
    • v.12 no.20
    • /
    • pp.1-24
    • /
    • 1989
  • This paper takes aim at the reliability evaluation by application of Fault Tree Analysis and its computerization. FTA is one of the methods for evaluation of system reliability and safety analysis. The important characteristic of this paper is that computer program is written in the package program(dBaseIII+) by 16Bit/AT personal computer. The program consists of three program segments. (1) The minimal cut sets of the system fault tree are obtained by means of "Fault tree reduction algorithm" (2) The minimal path sets are obtained by inversion of the minimal cut sets determined from fault tree (3) The importance of the basic events which are presented in the minimal cut sets is obtained by means of structural importance analysis. In this paper, a Fault Tree Analysis is applied to a BAG FILTER which is a kind of dust collector.collector.

  • PDF

Nanoscale NAND SONOS memory devices including a Seperated double-gate FinFET structure

  • Kim, Hyun-Joo;Kim, Kyeong-Rok;Kwack, Kae-Dal
    • Journal of Applied Reliability
    • /
    • v.10 no.1
    • /
    • pp.65-71
    • /
    • 2010
  • NAND-type SONOS with a separated double-gate FinFET structure (SDF-Fin SONOS) flash memory devices are proposed to reduce the unit cell size of the memory device and increase the memory density in comparison with conventional non volatile memory devices. The proposed memory device consists of a pair of control gates separated along the direction of the Fin width. There are two unique alternative technologies in this study. One is a channel doping method and the other is an oxide thickness variation method, which are used to operate the SDF-Fin SONOS memory device as two-bit. The fabrication processes and the device characteristics are simulated by using technology comuter-adided(TCAD). The simulation results indicate that the charge trap probability depends on the different channel doping concentration and the tunneling oxide thickness. The proposed SDG-Fin SONOS memory devices hold promise for potential application.

IPMSM Vector Control using MPC5554 for HEV (MPC5554를 이용한 HEV용 IPMSM 벡터제어)

  • Moon, Jung-Song;Lee, Jung-Hyo;Ha, In-Yong;Won, Chung-Yuen
    • Proceedings of the KSR Conference
    • /
    • 2010.06a
    • /
    • pp.213-219
    • /
    • 2010
  • MCU(Micro Controller Unit) used for the automobiles has been required for improving of the safety and high reliability. Also, the necessity of high performance MCU equipped with high fuel-efficiency has been risen according to increased requests of high fuel-efficiency and improving the occupants safety with the development of intelligent vehicles and future vehicles. The MPC5554 32-bit embedded controller, made by Freescale Semiconductor, specialized in the part of the power train provides the high reliability, fast interrupt process and real-time control. In This paper, the investigation on IPMSM using MPC5554 has been performed. Also SVPWM(Space Vector Pulse Width Modulation) is implemented to the servo system.

  • PDF

Performance Improvement of Asynchronous Mass Memory Module Using Error Correction Code (에러 보정 코드를 이용한 비동기용 대용량 메모리 모듈의 성능 향상)

  • Ahn, Jae Hyun;Yang, Oh;Yeon, Jun Sang
    • Journal of the Semiconductor & Display Technology
    • /
    • v.19 no.3
    • /
    • pp.112-117
    • /
    • 2020
  • NAND flash memory is a non-volatile memory that retains stored data even without power supply. Internal memory used as a data storage device and solid-state drive (SSD) is used in portable devices such as smartphones and digital cameras. However, NAND flash memory carries the risk of electric shock, which can cause errors during read/write operations, so use error correction codes to ensure reliability. It efficiently recovers bad block information, which is a defect in NAND flash memory. BBT (Bad Block Table) is configured to manage data to increase stability, and as a result of experimenting with the error correction code algorithm, the bit error rate per page unit of 4Mbytes memory was on average 0ppm, and 100ppm without error correction code. Through the error correction code algorithm, data stability and reliability can be improved.

Performance Analysis of HDR-WPAN System with Concatenated Space-Time Diversity Scheme (연접 시공간 다이버시티 기법을 적용한 HDR-WPAN 시스템의 성능 분석)

  • Kang, Chul-Gyu;Oh, Chang-Heon
    • Journal of Advanced Navigation Technology
    • /
    • v.11 no.3
    • /
    • pp.288-295
    • /
    • 2007
  • In this paper, we proposed two systems, STTC scheme and STBC-TCM scheme, to enhance the reliability of HDR-WPAN system and analyzed BER(bit error rate) performance of the proposed systems over the slow fading channel. The proposed systems had a diversity gain and coding gain without increasing an additional channel bandwidth. However, in terms of reliability, about 4dB improvement at BER=$10^{-4}$ was obtained by the STBC-TCM scheme. In addition, HDR-WPAN system with STBC-TCM scheme had a linear rise in system complexity of ML(maximum likelihood). From the results, STBC-TCM scheme was more appropriate to improve the reliability and channel efficiency and to reduce complexity of HDR-WPAN system.

  • PDF

Reliability Evaluation Method Based on Spatio-Temporal Statistical Characteristics for Motion Compensated Interpolated Frame (움직임 보상 보간 프레임에 대한 시공간적 통계특성에 기초한 블록기반의 신뢰도 평가 방법)

  • Kim, Jin-Soo
    • The Journal of the Korea Contents Association
    • /
    • v.13 no.5
    • /
    • pp.28-36
    • /
    • 2013
  • Motion-compensated frame interpolation (MCFI) techniques in video signal processing have many application areas. Frame rate up-conversion (FRUC) or distributed video coding (DVC) technique needs an effective MCFI algorithm. For these applications, it is necessary to develop an effective post-processing technique to improve visual qualities or to reduce virtual channel noises, resulting in the reduced channel bit rate. This paper proposes a reliability evaluation method based on spatio-temporal characteristics for motion-compensated interpolated blocks. The proposed algorithm investigates the temporal matching characteristics for current frame and then is designed in such a way that it can measure temporal characteristics as well as the spatial ones. Through computer simulations, it is shown that the proposed method outperforms the conventional temporal matching method.

Modeling and Analysis of Accelerated Degradation Testing Data for a Solid State Drive (SSD) (Solid State Drive(SSD)에 대한 가속열화시험 데이터 모델링 및 분석)

  • Mun, Byeong Min;Choi, Young Jin;Ji, You Min;Lee, Yong Jung;Lee, Keun Woo;Na, Han Joo;Yang, Joong Seob;Bae, Suk Joo
    • Journal of Applied Reliability
    • /
    • v.18 no.1
    • /
    • pp.33-39
    • /
    • 2018
  • Purpose: Accelerated degradation tests can be effective in assessing product reliability when degradation leading to failure can be observed. This article proposes an accelerated degradation test model for highly reliable solid state drives (SSDs). Methods: We suggest a nonlinear mixed-effects (NLME) model to degradation data for SSDs. A Monte Carlo simulation is used to estimate lifetime distribution in accelerated degradation testing data. This simulation is performed by generating random samples from the assumed NLME model. Conclusion: We apply the proposed method to degradation data collected from SSDs. The derived power model is shown to be much better at fitting the degradation data than other existing models. Finally, the Monte Carlo simulation based on the NLME model provides reasonable results in lifetime estimation.

Performance Analysis of HDR-WPAN System with STBC based on STTC Scheme (STTC 기반 STBC 기법을 적용한 HDR-WPAN 시스템의 성능 분석)

  • Kang, Chul-Gyu;Oh, Chang-Heon
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2007.10a
    • /
    • pp.826-829
    • /
    • 2007
  • In this paper, we proposed two systems, STTC scheme and STBC based on STTC scheme, to enhance the reliability of HDR-WPAN system and analyzed BER(bit error rate) performance of the proposed systems over the slow fading channel. The proposed systems obtained a diversity gain and coding gain without increasing an additional channel bandwidth. However, in terms of reliability, about 4dB improvement at $BER=10^{-3}$ was obtained by the STBC based on STTC scheme because of the additional diversity gain of STBC. From these results, STBC based on STTC scheme was more appropriate to improve the reliability and channel efficiency of HDR-WPAN system.

  • PDF

Improvement Transmission Reliability between Flight Type Air Node Using Concatenated Single Antenna Diversity (비행형 에어노드의 데이터 전송 신뢰성 향상을 위한 연접 단일 안테나 다이버시티 시스템)

  • Kang, Chul-Gyu;Kim, Dae-Hwan
    • Journal of Advanced Navigation Technology
    • /
    • v.15 no.6
    • /
    • pp.1053-1058
    • /
    • 2011
  • In this paper, we propose a concatenated single antenna diversity system to assure the data transmission reliability between flight type air nodes which move according to their atypical orbit, then analyze its performance. The proposed system achieve a diversity gain using single antenna and a coding gain from convolutional code simultaneously. Simulation result about the bit error rate(BER) of the proposed system shows that its BER performance is about 9.5dB greater than convolutional code at $10^{-4}$ and about 14dB greater than space time block code at $10^{-3}$ which has a full diversity gain. In addition, compared with space time trellis code with diversity gain and coding gain, the proposed system shows the better 4dB at a BER of $10^{-5}$. Therefore, it is necessary that concatenated single antenna diversity should be adopted to the reliable data transmission of flight type air nodes.