• Title/Summary/Keyword: Baseband analog

Search Result 40, Processing Time 0.035 seconds

Implementation of CDMA Digital Transceiver using the FPGA (FPGA를 이용한 CDMA 디지털 트랜시버의 구현)

  • 이창희;이영훈
    • Journal of the Korea Society of Computer and Information
    • /
    • v.7 no.4
    • /
    • pp.115-120
    • /
    • 2002
  • This paper presents the implementation of IS-95 CDMA signal processor, baseband and Intermediate Frequency(IF) digital converter using Field Programmable Gate Array(FPGA) and ADC/DAC and frequency up/down converter IS-95 CDMA channel processor is generated the pilot channel signal with short PN code and Walsh-code generator. The digital If is composed of FPGA. digital transmit/receive signal processor and high speed analog-to-digital converter(ADC) and digital-to-analog converter(DAC). The frequency up/down converter consisted of filter, mixer, digital attenuator and PLL is analog conversion between intermediate frequency(IF) and baseband. This implemented system can be deployed in the IS-95 CDMA base station device etc.

  • PDF

Ka-band CMOS 2-Channel Image-Reject Receiver (Ka-대역 CMOS 2채널 이미지 제거 수신기)

  • Dongju Lee;Se-Hwan An;Ji-Han Joo;Jun-Beom Kwon;Younghoon Kim;Sanghun Lee
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.23 no.5
    • /
    • pp.109-114
    • /
    • 2023
  • In this paper, a 2-channel Image-Reject receiver using a 65-nm CMOS process is presented for Ka-band compact radars. The designed receiver consists of Low-Noise Amplifier (LNA), IQ mixer, and Analog Baseband (ABB). ABB includes a complex filter in order to suppress unwanted images, and the variable gain amplifiers (VGAs) in RF block and ABB have gain tuning range from 4.5-56 dB for wide dynamic range. The gain of the receiver is controlled by on-chip SPI controllers. The receiver has noise figure of <15 dB, OP1dB of >4 dBm, image rejection ratio of >30 dB, and channel isolation of >45 dB at the voltage gain of 36 dB, in the Ka-band target frequency. The receiver consumes 420 mA at 1.2 V supply with die area of 4000×1600 ㎛.

Digital baseband demodulator for binary FSK signals (기저대역 디지탈 이진 FSK 복조기)

  • 이상윤;윤찬근;이충웅
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.33A no.10
    • /
    • pp.22-27
    • /
    • 1996
  • A digital logic demodulator for binary FSK signals is presented. The operation is based on the quadricorrelator which is known as an ideal frequency detector. The demodulator is especially suitable for high-speed application, and it can be easily implemented in integrated circuit. Computer simulation results show that the performance of the receiver with digital demodulator converges to that of analog quadricorrelator receiver as the number of mixing axes is increased and the optimum bandwidth depending on a modulation index is slightly wider than that of analog demodulator.

  • PDF

A 900 MHz Zero-IF RF Transceiver for IEEE 802.15.4g SUN OFDM Systems

  • Kim, Changwan;Lee, Seungsik;Choi, Sangsung
    • ETRI Journal
    • /
    • v.36 no.3
    • /
    • pp.352-360
    • /
    • 2014
  • This paper presents a 900 MHz zero-IF RF transceiver for IEEE 802.15.4g Smart Utility Networks OFDM systems. The proposed RF transceiver comprises an RF front end, a Tx baseband analog circuit, an Rx baseband analog circuit, and a ${\Delta}{\Sigma}$ fractional-N frequency synthesizer. In the RF front end, re-use of a matching network reduces the chip size of the RF transceiver. Since a T/Rx switch is implemented only at the input of the low noise amplifier, the driver amplifier can deliver its output power to an antenna without any signal loss; thus, leading to a low dc power consumption. The proposed current-driven passive mixer in Rx and voltage-mode passive mixer in Tx can mitigate the IQ crosstalk problem, while maintaining 50% duty-cycle in local oscillator clocks. The overall Rx-baseband circuits can provide a voltage gain of 70 dB with a 1 dB gain control step. The proposed RF transceiver is implemented in a $0.18{\mu}$ CMOS technology and consumes 37 mA in Tx mode and 38 mA in Rx mode from a 1.8 V supply voltage. The fabricated chip shows a Tx average power of -2 dBm, a sensitivity level of -103 dBm at 100 Kbps with PER < 1%, an Rx input $P_{1dB}$ of -11 dBm, and an Rx input IP3 of -2.3 dBm.

Designing Optimal Pulse-Shapers for Ultra-Wideband Radios

  • Luo, Xiliang;Yang , Liuqing;Giannakis, Georgios-B.
    • Journal of Communications and Networks
    • /
    • v.5 no.4
    • /
    • pp.344-353
    • /
    • 2003
  • Ultra-wideband (UWB) technology is gaining increasing interest for its potential application to short-range indoor wireless communications. Utilizing ultra-short pulses, UWB baseband transmissions enable rich multipath diversity, and can be demodulated with low complexity receivers. Compliance with the FCC spectral mask, and interference avoidance to, and from, co-existing narrow-band services, calls for judicious design of UWB pulse shapers. This paper introduces pulse shaper designs for UWB radios, which optimally utilize the bandwidth and power allowed by the FCC spectral mask. The resulting baseband UWB systems can be either single-band, or, multi-band. More important, the novel pulse shapers can support dynamic avoidance of narrow-band interference, as well as efficient implementation of fast frequency hopping, without invoking analog carriers.

A Design of Analog Front-End for Noncoherent UWB Communication System

  • Yong Moon Kwan-Ho;Choi Sungsoo;Oh Hui Myong;Kim Kwan-Ho;Lee Won Cheol;Shin Yoan
    • Proceedings of the IEEK Conference
    • /
    • summer
    • /
    • pp.77-81
    • /
    • 2004
  • In this paper, we propose a analog front-end (AFE) for noncoherent On-Off Keying (OOK) Ultra Wide Band (UWB) system based on power detection. The proposed AFE are designed using 0.18 micron CMOS technology and verified by simulation using SPICE. The proposed AFE consist of Sample-and-Hold block, Analog-to-Digital converter, synchronizer, delayed clock generator and impulse generator. The time resolution of 1ns is obtained with 100MHz system clocks and the synchronized 10-bit digital outputs are delivered to the baseband. The impulse generator produces 1ns width pulse using digital CMOS gates. The simulation results show the feasibility of the proposed UWB AFE systems.

  • PDF

A CMOS Intermediate-Frequency Transceiver IC for Wireless Local Loop (무선가입자망용 CMOS 중간주파수처리 집적회로)

  • 김종문;이재헌;송호준
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.24 no.8A
    • /
    • pp.1252-1258
    • /
    • 1999
  • This paper describes a COMS IF transceiver IC for 10-MHz bandwidth wireless local loops. It interfaces between the RF section and the digital MODEM section and performs the IF-to-baseband (Rx) and baseband-to-IF (Tx) frequency conversions. The chip incorporates variable gain amplifiers, phase-locked loops, low pass filters, analog-to-digital and digital-to-analog converters. It has been implemented in a 0.6 -${\mu}{\textrm}{m}$ 2-poly 3-metal CMOS process. The phase-locked loops include voltage-controlled oscillators, dividers, phase detectors, and charge pumps on chip. The only external complonents are the filter and the varactor-tuned LC tank circuit. The chip size is 4 mm $\times$ 4 mm and the total supply current is about 57 mA at 3.3 V.

  • PDF

Effects of Radio Interference from Digital Phase Modulation(PSK) System on Analog Frequency Modulation(FM) System (아나로그 주파수변조(FM) 무선통신 시스템에 미치는 디지탈 위상변조(PSK) 무선통신 시스템의 간섭 영향)

  • 조성준
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.8 no.2
    • /
    • pp.63-75
    • /
    • 1983
  • This paper has investigated and discussed the effects of multiple PSK signals upon an wideband FM signal in an intersystem interference environment between analog and digital radios. Using the derived approximate equation for the output haseband interference noise, the signal-to-interference noise power ratio(SNR) in the top channel baseband signal has been numerically calculated. The results are plotted in graphs as the functions of carrier-to-noise ratio(CNR), carrier-to interfer power ratio(CIR), and normalized carrier separation. From the results in this paper, one can know some optimu, or suitable, operating conditions(frequency allocation, bandwidth, and power, etc.) for an FM channel in the intersystemn interferences from digital PSK channels.

  • PDF

A Study on Transmission Signal Design Using DAC to Reduce IQ Imbalance of Satellite-Mounted Synthetic Aperture Radar Transmitter (위성 탑재 영상레이다 송신기의 IQ 불균형 저감을 위한 DAC를 이용한 송신 신호 설계 기법에 관한 연구)

  • Lee, Young-Bok;Kang, Tae-Woong;Lee, Hyon-Ik
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.25 no.2
    • /
    • pp.144-150
    • /
    • 2022
  • The on-board processor of satellite synthetic aperture radar(SAR) generates transmission signal by digital signal processing, converts it into an analog signal. At this time, the transmission signal generated from the baseband requires the frequency modulation to convert it to the high-frequency band in order to improve the stability. General frequency modulation method using local oscillator(LO) causes IQ imbalance due to phase error/magnitude error and these error reduce performance of SAR. To generate transmission signal without phase/magnitude error, this paper suggests design method of the frequency modulation method using digital to analog converter(DAC) at on-board SAR. For design, this paper analyzes the characteristic of DAC mode and uses pre-compensation filter. To analyze the proposed method performance, performance index are compared with IQ imbalance signals. This method is suitable for on-board SAR using fast sampling DAC and has the advantage of being able to solve IQ imbalances.

Complex Bandpass Sampling Technique and Its Generalized Formulae for SDR System (SDR 시스템을 위한 Complex Bandpass Sampling 기법 및 일반화 공식의 유도)

  • Bae, Jung-Hwa;Ha, Won;Park, Jin-Woo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.7C
    • /
    • pp.687-695
    • /
    • 2005
  • A bandpass sampling technique, which is a method directly downconverting a bandpass signal to a baseband or a low IF signal without analog mixers, can be an alterative choice for the SDR system to minimize the RF front-end. In this paper, a complex bandpass sampling technique for two bandpass-filtered signals is proposed. We derived generalized formulae for the available sampling range, the signal's IF and the minimum sampling frequency taking into consideration the guard-bands for the multiple RE signals. Thru the simulation experiments, the advantages of the . complex bandpass sampling over the pre-reported real bandpass sampling are investigated for applications in the SDR design.