• Title/Summary/Keyword: Average output current

Search Result 158, Processing Time 0.025 seconds

Fabrication and lasing characteristics of tunable Butt-coupled DBR-LD (Butt-coupled DBR-LD제작 및 동작특성)

  • 오수환;이철욱;김기수;이지면;고현성;박상기;박문호
    • Korean Journal of Optics and Photonics
    • /
    • v.14 no.3
    • /
    • pp.327-330
    • /
    • 2003
  • We present the fabrication and measured performance of a wavelength tunable Butt coupled DBR-LD. An average coupling efficiency between active layer and passive waveguide layer was measured over 85%per facet, and the average threshold current was 21 ㎃ for the waveguide integrated DBR laser. High output power of Butt coupled DBR-LD was obtained over 25 ㎽. As high as 25 ㎽ of output power was achieved by the butt coupled method. The maximum wavelength tuning range is about 7.4 nm, and the side mode suppression ratio was more than 40 ㏈ using 1.3 ${\mu}{\textrm}{m}$ InGaAsP waveguide layer.

A Jitter Characteristic Improved PLL with RC Time Constant Circuit (저항-커패시턴스 시정수 회로를 이용하여 지터 특성을 개선한 위상고정루프)

  • An, Seong-Jin;Choi, Yong-Shig
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.54 no.2
    • /
    • pp.133-138
    • /
    • 2017
  • This paper presents a jitter characteristic improved phase locked loop (PLL) with an RC time constant circuit. In the RC time constant circuit, LPF's voltage is inputted to a comparator through small and large RC time constant circuits. The signal through a small RC time constant circuit has almost same loop filter output voltage. The signal through a large RC time constant circuit has the average value of loop filter output voltage and does as a role of reference voltage to the comparator. The output of the comparator controls the sub-charge pump which provide a current to LPF. When the loop filter output voltage increases, the sub-charge pump discharges the loop filter and decreases loop filter output voltage. When the loop filter output voltage decreases, the sub-charge pump charges the loop filter and increases loop filter output voltage. The negative feedback loop reduces the variation of loop filter output voltage resulting in jitter characteristic improvement.

Improved DPC Strategy of Grid-connected Inverters under Unbalanced and Harmonic Grid Conditions

  • Shen, Yongbo;Nian, Heng
    • Journal of international Conference on Electrical Machines and Systems
    • /
    • v.3 no.2
    • /
    • pp.169-175
    • /
    • 2014
  • This paper presents an improved direct power control (DPC) strategy for grid-connected voltage source inverter (VSI) under unbalanced and harmonic grid voltage conditions. Based on the mathematic model of VSI with the negative sequence, 5th and 7th harmonic voltage components consideration, a PI controller is used in the proposed DPC strategy to achieve the average output power regulation. Furthermore, vector PI controller with the resonant frequency tuned at the two times and six times grid fundamental frequency is adopted to regulate both negative and harmonic components, and then two alternative targets of the balanced/sinusoidal current and smooth active/reactive output power can be achieved. Finally, simulation results based on MATLAB validate the availability of the proposed DPC strategy.

A Highly Efficient GaAs HBT MMIC Balanced Power Amplifier for W-CDMA Handset Applications

  • Kim, Un-Ha;Kim, Jung-Hyun;Kwon, Young-Woo
    • ETRI Journal
    • /
    • v.31 no.5
    • /
    • pp.598-600
    • /
    • 2009
  • A highly efficient and compactly integrated balanced power amplifier (PA) for W-CDMA handset applications is presented. To overcome the size limit of a typical balanced PA, a bulky input divider is integrated into a PA MMIC, and a complex output network is replaced with simple lumped-element networks. For efficiency improvement at the low output power level, one of the two amplifiers in parallel is deactivated and the other is partially operated with corresponding load impedance optimization. The implemented PA shows excellent average current consumption of 34.5 mA in urban and 56.3 mA in suburban environments, while exhibiting very good load-insensitivity under condition of VSWR=4:1.

High frequency resonant inverter using time sharing control method for multipling output frequency (출력주파수체배 공진형 고주파 인버어터)

  • Bae, Y.H.;Hong, S.T.;Lee, H.W.;Kwon, S.K.;Seo, K.Y.
    • Proceedings of the KIEE Conference
    • /
    • 1992.07b
    • /
    • pp.1129-1132
    • /
    • 1992
  • This paper proposes a high frequency resonant inverter consisting of equivalent half bridge model using MOSFET. In this paper time-sharing control method is applied. as a result the output frequency is two times as high as switching frequency of device, and average current of device is incresed because of decreasing switching loss.

  • PDF

Fabrication and Characteristics of Tunable Butt-Coupled Sampled-grating Distributed Bragg Reflector (SG-DBR) Laser Diodes (파장가변 Sampled-grating Distributed Bragg Reflector (SG-DBR) 레이저 다이오드 제작)

  • 이지면;오수환;고현성;박문호
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.17 no.1
    • /
    • pp.16-20
    • /
    • 2004
  • We present the fabrication and performance of wavelength tunable butt coupled (BT) sampled-grating (SG) distributed bragg reflector (DBR) - planar buried heterostructure (PBH) laser diodes (LD). The fabricated LD showed the high optical output power due to the high coupling efficiency between active and passive components by the BT coupling methods. The series resistance and diode ideality factor of LD were measured to be 3.7 $\Omega$ and 1.35, respectively. The average threshold current was 25 ㎃. The output powers of BT-SG DBR-PBH-LD were obtained to be as high as 12.3 and 24.56 ㎽ at 100 and 200 ㎃, respectively. The maximum wavelength tuning range was about 31 nm and the side mode suppression ratio was about 37 dB.

ULTRA LOW-POWER AND HIGH dB-LINEAR CMOS EXPONENTIAL VOLTAGE-MODE CIRCUIT

  • Duong Quoc-Hoang;Lee Sang-Gug
    • Proceedings of the IEEK Conference
    • /
    • summer
    • /
    • pp.221-224
    • /
    • 2004
  • This paper proposed an ultra low-power CMOS exponential voltage-mode circuit using the Pseudo-exponential function for realizing the exponential characteristics. The proposed circuit provides high dB-linear output voltage range at low-voltage applications. In a $0.25\;\mu m$ CMOS process, the simulations show more than 35 dB output voltage range and 26 dB with the linearity error less than $\pm0.5\;dB.$ The average current consumption is less than 80 uA. The proposed circuit can be used for the design of an extremely low-power variable gain amplifier (VGA) and automatic gain control (AGC).

  • PDF

Characteristics analysis of single-phase high power factor PWM boost rectifier (단상 고역률 PWM 승압형 정류기의 특성해석)

  • Kim, J.Y.;Mun, S.P.;Suh, K.Y.;Kim, Y.M.;Kim, H.J.
    • Proceedings of the KIEE Conference
    • /
    • 2006.07b
    • /
    • pp.1209-1210
    • /
    • 2006
  • This paper presents a single phase high power factor PWM boost rectifier featuring soft commutat -ion of the active switches at zero current. It incorporates the most desirable properties of conventional PWM and soft switching resonant techniques. The input current shaping is achieved with average current mode control and continuous inductor current mode. This new PWM converter provides zero current turn on and turn off of the active switches, and it is suitable for high power applications employing IGBT's. The principle of operation, the theoretical analysis, a design example, and experi -mental results from a laboratory prototype rated at 1.6[kW] with 400[Vdc] output voltage are presented. The measured efficiency and the power factor were 96.2[%] and 0.99[%], respectively, with an input current THD equal to 3.94[%], for an input voltage with THD equal to 3.8[%], at rated load.

  • PDF

The 1.6[kW] Class Single Phase ZCS-PWM High Power Factor Boost Rectifier (1.6[kW]급 단상 ZCS-PWM HPF 승압형 정류기)

  • Mun, S.P.;Kim, S.I.;Yun, Y.T.;Kim, Y.M.;Lee, H.W.;Suh, K.Y.
    • Proceedings of the KIEE Conference
    • /
    • 2003.07b
    • /
    • pp.1169-1171
    • /
    • 2003
  • This paper presents a 1.6[kW]class single phase high power factor(HPF) pulse width modulation(PWM) boost rectifier featuring soft commutation of the active switches at zero current. It incorporates the most desirable properties of conventional PWM and soft switching resonant techniques. The input current shaping is achieved with average current mode control and continuous inductor current mode. This new PWM converter provides zero current turn on and turn off of the active switches, and it is suitable for high power applications employing insulated gate bipolar transistors(IGBT'S). The principle of operation, the theoretical analysis, a design example, and experimental results from laboratory prototype rated at 1.6[kW] with 400[Vdc] output voltage are presented. The measured efficiency and the power factor were 96.2[%] and 0.99[%], respectively, with an input current Total Harmonic Distortion(THD) equal to 3.94[%], for an input voltage with THD equal to 3.8[%], at rated load.

  • PDF

A DEA-Based Portfolio Model for Performance Management of Online Games (DEA 기반 온라인 게임 성과 관리 포트폴리오 모형)

  • Chun, Hoon;Lee, Hakyeon
    • Journal of Korean Institute of Industrial Engineers
    • /
    • v.39 no.4
    • /
    • pp.260-270
    • /
    • 2013
  • This paper proposes a strategic portfolio model for managing performance of online games. The portfolio matrix is composed of two dimensions: financial performance and non-financial performance. Financial performance is measured by the conventional measure, average revenue per user (ARPU). In terms of non-financial performance, five non-financial key performance indicators (KPIs) that have been widely used in the online game industry are utilized: RU (Register User), VU (Visiting User), TS (Time Spent), ACU (Average Current User), MCU (Maximum Current User). Data envelopment analysis (DEA) is then employed to produce a single performance measure aggregating the five KPIs. DEA is a linear programming model for measuring the relative efficiency of decision making unit (DMUs) with multiple inputs and outputs. This study employs DEA as a tool for multiple criteria decision making (MCDM), in particular, the pure output model without inputs. Combining the two types of performance produces the online game portfolio matrix with four quadrants: Dark Horse, Stop Loss, Jack Pot, Luxury Goods. A case study of 39 online games provided by company 'N' is provided. The proposed portfolio model is expected to be fruitfully used for strategic decision making of online game companies.