• Journal of Communications and Networks
• /
• v.10 no.4
• /
• pp.455-464
• /
• 2008

To provide network services consistently under various network failures, enterprise networks increasingly utilize path diversity through multi-homing. As a result, multi-homed non-transit autonomous systems become to surpass single-homed networks in number. In this paper, we address an inevitable problem that occurs when networks with multiple entry points deploy firewalls in their borders. The majority of today's firewalls use stateful inspection that exploits connection state for fine-grained control. However, stateful inspection has a topological restriction such that outgoing and incoming traffic of a connection should pass through a single firewall to execute desired packet filtering operation. Multi-homed networking environments suffer from this restriction and BGP policies provide only coarse control over communication paths. Due to these features and the characteristics of datagram routing, there exists a real possibility of asymmetric routing. This mismatch between the exit and entry firewalls for a connection causes connection establishment failures. In this paper, we formulate this phenomenon into a state-sharing problem among multiple fire walls under asymmetric routing condition. To solve this problem, we propose a stateful inspection protocol that requires very low processing and messaging overhead. Our protocol consists of the following two phases: 1) Generation of a TCP SYN cookie marked with the firewall identification number upon a SYN packet arrival, and 2) state sharing triggered by a SYN/ACK packet arrival in the absence of the trail of its initial SYN packet. We demonstrate that our protocol is scalable, robust, and simple enough to be deployed for high speed networks. It also transparently works under any client-server configurations. Last but not least, we present experimental results through a prototype implementation.

• The Transactions of the Korea Information Processing Society
• /
• v.4 no.12
• /
• pp.3111-3122
• /
• 1997

Since the advent of an information era, the traffic of communication has been remarkably increasing and the information service has gradually become speedy and popular. With these trends, it is necessary to extend the utilization of existing twist pair cables for PSTN(Public Switched Telephone Network) to provide high speed data services for telephone subscribers, In this paper, we have studied on a structure of discrete multi-tone ADSL(Asymmetric Digital Subscriber Lines) system which can support high speed multimedia service using a twist pair cable, and analyzed the transmission performance by computer simulations.

• Annual Conference of KIPS
• /
• 2011.11a
• /
• pp.141-144
• /
• 2011

최근 이기종 멀티프로세서 시스템에서의 병렬화를 위해 범용 CPU 와 다른 컴퓨팅 장치들간의 다양한 연동 기술들이 부각되고 있다. 멀티프로세서 프로그래밍 모델인 OpenMP 는 가장 널리 사용되는 병렬 프로그래밍 언어이지만 기존 OpenMP 의 작업 할당 정책으로는 프로세서간 로드밸런싱을 문제를 해결할 수 없다는 한계점을 가지고 있다. 본 논문에서는 기존 OpenMP 의 작업할당 문제를 해결할 수 있는 알고리즘을 제안한다. 제안하는 알고리즘은 SMP(Symmetric Multi Processing) 구조뿐만 아니라 AMP(명령어 구조는 같으나 동작 속도가 다른 이질 멀티프로세서 구조)에서도 작업부하균형을 효과적으로 실행할 수 있다.

• Transactions of Materials Processing
• /
• v.24 no.3
• /
• pp.187-193
• /
• 2015

The objective of the current study is to determine cross-sectional profile of intermediate dies in order to improve the plastic strain homogeneity which directly affects not only the dimensional accuracy but also the mechanical properties of final product by redesigning the intermediate dies using the conventional electric field analysis (EFA) method. Initially, the multi-pass shape wire drawing was designed by using the equivalent potential lines from EFA. The area reduction ratio was calculated from the number of passes in multi-pass shape wire drawing but constrained by the capacity of the drawing machine and the drawing force. In order to compensate for a concentration of strain in a region of the cross section of the wire, the process for multi pass wire drawing from initial round material to an intermediate die was redesigned again using the electric field analysis. Both drawing process designs were simulated by the finite element method in which the strain distribution and standard deviation plastic strain of the cross section of drawn wires were examined.

• The KIPS Transactions:PartC
• /
• v.12C no.3 s.99
• /
• pp.379-386
• /
• 2005

Traditional watermarking technologies are symmetric method which embedding and detection keys are same. Although the symmetric watermarking method is easy to detect the watermark, has method has weakness against to malicious attacks to remove or modify the watermark information when the symmetric key is disclosure. Recently, the asymmetric watermarking method that has different keys to embed and detect is watched several researchers as a next generation watermarking technology. In this paper, we have expanded search space of secret key using the solution set of linear simultaneous equations. Secret key is generated by secure linear transformation method to prevent of guessing secret key from public key, and the correlation value between secret key and public key is high. At the results, the multi bits information can be embedded and high correlation value was detected after JPEG compression.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.39A no.3
• /
• pp.127-139
• /
• 2014

In this paper, we present two signal processing techniques for designing binary error correction codes for Multi-Level Cell(MLC) NAND flash memory. MLC NAND flash memory saves the non-binary symbol at each cell and shows asymmetric channel LLR l-density which makes it difficult to design soft-decision binary error correction codes such as LDPC codes and Polar codes. Therefore, we apply density mirroring and EM algorithm for approximating the MLC NAND flash memory channel to the binary-input memoryless channel. The density mirroring processes channel LLRs to satisfy roughly all-zero codeword assumption, and then EM algorithm is applied to l-density after density mirroring for approximating it to mixture of symmetric Gaussian densities. These two signal processing techniques make it possible to use conventional code design algorithms, such as density evolution and EXIT chart, for MLC NAND flash memory channel.

• Journal of the Korean Society for Aeronautical & Space Sciences
• /
• v.30 no.7
• /
• pp.144-149
• /
• 2002

This paper presents a technique for real time multiprocessor parallel processing to develop an avionic system computer(ASC) which integrates the avionics control, navigation and fire control, cursive and raster graphic symbol generation into one line replaceable unit. The proposed method has optimal performance by adopting a logically asymmetric structure between four 32bit RISC processors based on the master-slave multiprocessing, a tightly coupled interaction level with the time shared common bus and global memory, and an efficient bus arbitration algorithm. The ASC has been verified through a series of flight tests. The relevant tests also have been rigorously conducted on the prototype ASC such as electrical test, environmental test, and electromagnetic interference test.

• Journal of KIISE:Computing Practices and Letters
• /
• v.14 no.3
• /
• pp.331-335
• /
• 2008

In this paper, we parallelized a feature point extraction algorithm to reduce panorama image generation time in multi-core environment. While we compose a panorama image with several images, the step to extract feature points of each picture is needed to find overlapped region of pictures. To perform rapidly feature extraction stage which requires much calculation, we developed a parallel algorithm to extract feature points and examined the performance using CBE(Cell Broadband Engine) which is asymmetric multi-core architecture. As a result of the exam, the algorithm we proposed has a property of linear scalability-the performance is increased in proportion the number of processors utilized. In this paper, we will suggest how Image processing operation can make high performance result in multi-core environment.

• Transactions of Materials Processing
• /
• v.27 no.2
• /
• pp.81-86
• /
• 2018

In the cold forming process, it is not easy to fabricate a asymmetric type nut, due to the difficulty in the exact prediction of metal-flow. As we have identified, in that case, it often results in the various forging defects such as burrs, and an incomplete shape, as well as other problems because of this issue. In the current study, we introduce the development of an unparalleled shape Weld Nut by using a forging analysis tool (AFDEX). For the multi-forming machine, the optimized shapes of each intermediate product (step product) could be found by the use of a model for the prediction and analysis of various types, sizes and heights. Chiefly, forging tools were prepared based on the simulation results and an unparalleled shape could be prepared at one time without any burrs, incomplete shape and size.

• The KIPS Transactions:PartC
• /
• v.18C no.6
• /
• pp.441-444
• /
• 2011

In this study, we present a method for efficiently aggregating network state information. It is especially useful for aggregating links that have both delay and bandwidth in an asymmetric network. Proposed method reduces the information distortion of logical link by integration process after similar measure and grouping of logical links in multi-level topology transformation to reduce the space complexity. It is applied to transform the full mesh topology whose Service Boundary Line (SBL) serves as its logical link into a spanning tree topology. Simulation results show that aggregated information accuracy and query response accuracy are higher than that of other known method.