• Proceedings of the KIEE Conference
• /
• 1999.11c
• /
• pp.706-708
• /
• 1999

In recent years, analog to digital converter is significant component in high frame rate system. But, in the future. as long as minimum line width is reduced, matching between speed and resolution may be worse. In this paper, first-order $\Sigma-\Delta$ analog to digital converter is adopted and designed as its solutions. Hspice simulation is performed, using $0.65{\mu}m$ CMOS 2-poly 2-metal model parameter.

• Journal of the Semiconductor & Display Technology
• /
• v.14 no.2
• /
• pp.67-72
• /
• 2015

For the development of UFS device test system, M-PHY specifications should be matched with MIPI-standard which is analog signal protocol. In this paper, the implementation methodology and hardware structure for the M-PHY AFE (Analog Front End) Block was suggested that it can be implemented using universal components without ASIC process. The testing procedure has a jitter problem so to solve the problems we using ASIC process, normally but the ASIC process needs a lot of developing cost making the UFS device test system. In is paper, the suggestion was verified by the output signal which was compared to the MIPI-standard on the Prototype-board using universal components. The board was reduced the jitter on the condition of HS-TX and 5.824 Gbps Mode in SerDes (Serialize-deserializer). Finally, the suggestion and developed AFE block have a useful better than ASIC process on developing costs of the industrial UFS device test system.

• Journal of Convergence for Information Technology
• /
• v.9 no.9
• /
• pp.38-43
• /
• 2019

In this paper, a method of inputting one analog input and two digital switch inputs by using one analog port of microcontroller embedded in IoT device was proposed. In this method, the upper limit and the lower limit of the input voltage range of the analog input port are determined, and the analog input voltage is input to this interval. The digital switches are configured to exceed the boundaries of the upper and lower limits, respectively. To verify the performance of the proposed method, an experimental circuit was constructed and tested using a microcontroller. As a result, all three inputs can be sensed using a single analog port, thus confirming that the three required input ports are reduced to one input port, ie, 33%.

• Journal of Advanced Navigation Technology
• /
• v.23 no.4
• /
• pp.316-321
• /
• 2019

In this paper, by applying the constant current principle we develop an impedance measurement system which can measure the high precision impedance of various electric materials by using microprocessor. This measurement system board has an interface device for acquiring digital data from an external device including an impedance measuring device, and system software is also developed by a firmware program executed on such an embedded board. It can measure the high precision impedance of a specific band with 1/32768 precision by using 15-bit ADC(analog to digital converter) and calculate it to the five digits to the right of the decimal point(fraction part). Data is transmitted through a USB interface of a general computer and a measuring device to manage digital data. An impedance measurement system equipped with a communication function capable of a more general and easy-to-use interface than other equipment is developed and verified.

• ETRI Journal
• /
• v.25 no.3
• /
• pp.195-202
• /
• 2003

This paper proposes a new LDMOSFET structure with a trenched sinker for high-power RF amplifiers. Using a low-temperature, deep-trench technology, we succeeded in drastically shrinking the sinker area to one-third the size of the conventional diffusion-type structure. The RF performance of the proposed device with a channel width of 5 mm showed a small signal gain of 16.5 dB and a maximum peak power of 32 dBm with a power-added efficiency of 25% at 2 GHz. Furthermore, the trench sinker, which was applied to the guard ring to suppress coupling between inductors, showed an excellent blocking performance below -40 dB at a frequency of up to 20 GHz. These results confirm that the proposed trenched sinker should be an effective technology both as a compact sinker for RF power devices and as a guard ring against coupling.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2002.05a
• /
• pp.432-437
• /
• 2002

DSPA311(Analog Subscriber Line Board Assembly) is offer the interface of between analog subscriber and TDX-100 exchange system. DSPA311 is belong ASI block, accommodate dial and MFC telephone subscriber of 32 channel, and voice signal designed for interface with TSW, and 2 and 4 wire loop impedance is 600 (ohm). DSPA311 is consist 4 channel daughter beard QSLM-10(Quad Subscriber Line Module-10) and perform BORSCHT and be possible A/U-law select and GAIN value control by data control of DSPA171(Device controller I). In this Paper, We described the function test program for the DSPA311 Board by using the HP3070CT combinational test system, and an unmanned automatic test system.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.62 no.9
• /
• pp.1255-1259
• /
• 2013

A calculation method of the breakdown voltage for the Drain region with the spherical structure in high voltage analog CMOS is proposed. The Drain depletion region is divided into many sub-regions and the doping concentration of each sub-region is assumed to be constant. The field in each sub-region is calculated by the integration of the net charge and the breakdown voltage is calculated using the ionization integral method. The breakdown voltage calculated using the proposed method shows the maximum relative error of 3.3% compared with the result of the 2-dimensional device simulation using BANDIS.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.13 no.6
• /
• pp.647-654
• /
• 2013

The design and analysis of analog circuit application on CMOS technology are a challenge in deep sub-micrometer process. This paper is a study on the performance value of Double Gate (DG) Metal Oxide Semiconductor Field Effect Transistor (MOSFET) with Gate Stack and the channel engineering Single Halo (SH), Double Halo (DH). Four different structures have been analysed keeping channel length constant. The short channel parameters and different sub-threshold analog figures of merit (FOMs) are analysed. This work extensively provides the device structures which may be applicable for high speed switching and low power consumption application.

• International journal of advanced smart convergence
• /
• v.8 no.4
• /
• pp.154-160
• /
• 2019

In this paper, we propose the miniaturization size of wearable Range of Motion(ROM) and a system that can be connected with smart devices in real-time to measure the joint movement range dynamically. Currently, the ROM of the joint is directly measured by a person using a goniometer. Conventional methods are different depending on the measurement method and location of the measurement person, which makes it difficult to measure consistently and may cause errors. Also, it is impossible to measure the ROM of joints in real-life situations. Therefore, the wearable sensor is attached to the joint to be measured to develop a miniaturize size ROM device that can measure the range of motion of the joint in real-time. The sensor measured the resistance value changed according to the movement of the joint using a load cell. Also, the sensed analog values were converted to digital values using an Analog to Digital Converter(ADC). The converted amount can be transmitted wireless to the smart device through the wearable sensor node. As a result, the developed device can be measured more consistently than the measurement using the goniometer, communication with IoT-based smart devices, and wearable enables dynamic observation. The developed wearable sensor node will be able to monitor the dynamic state of rehabilitation patients in real-time and improve the rapid change of treatment method and customized treatment.

• Journal of Sensor Science and Technology
• /
• v.15 no.5
• /
• pp.334-340
• /
• 2006

A compact biosignal monitoring device was developed. Electrodes for electrocardiogram (ECG) and a LED and silicon detector for photoplethysmogram (PPG) were used. A lead II type was arranged for ECG measurement and reflected light was measured at the finger tip for PPG. A single chip microprocessor (model ADuC812, Analog Device) controlled a measurement protocol and processed measured signals. PPG and ECG had a sampling rate of 300 Hz with 8-bit resolution. The maximum power consumption was 100 mW. The microprocessor computed pulse transit time (PTT) between the R-wave of ECG and the peak of PPG. To increase the resolution of PTT, analog peak detectors obtained the peaks of ECG and PPG whose interval was calculated using an internal clock cycle of 921.6 kHz. The device was designed to be operated by 3-volt battery. Biosignals can be measured for $2{\sim}3$ days continuously without the external interruptions and data is stored to an on-board memory. Our system was successfully tested with human subjects.