1 |
UnGu Lee, "The Calculation Method of the Breakdown Voltage for the Drain Region with the Cylindrical Structure in LDMOS ", Trans. KIEE. Vol. 61, No. 12, pp.1872-1876, Dev. 2012.
과학기술학회마을
DOI
ScienceOn
|
2 |
UnGu Lee, A Study on the Integrated BJT Process Development for CDP Motor Drive IC Using BANDIS and MODIS Program, Inha University, 2003.
|
3 |
R.S.Muller, T.I.Kamins, Device Electronics for Integrated Circuits, John Wiley & Sons, New York, pp. 32-33 2003.
|
4 |
P. Antognetti, Power Integrated Circuits: Physics, Design, and Applications, McGraw-Hill, Italy, pp. 2.44, 1986.
|
5 |
S.C.Sun, J.D.Plummer, "Modeling of the On-Resistance of LDMOS, VDMOS, and VMOS Power Transistor", IEEE Trans. on Electron Device, Vol. ED-27, No. 2, pp. 356-367, Feb. 1980.
|
6 |
H.Ballan, M.Declercq, High Vlotage Device and Circuits in Standard CMOS Technologies, Kluwer Academics Pub., Netherlands, pp.6, 1999.
|
7 |
B.Murari, F.Bertotti, G.A.Vignola, Smart Power ICs Technologies and Applications, Springer, New York, pp. 53, 1996.
|
8 |
B. J. Baliga, Power Semiconductor Devices, PWS Pub. comp. Boston, pp. 82-102, 1996.
|
9 |
Antonio G.M, Strollo and E. Napoli, "Optimal ON-Resistance Versus Breakdown Voltage Tradeoff in Superjunction Power Devices: A Novel Analytic Model", IEEE Trans. on Electron Device, Vol. 48, No. 9, pp. 2161-251, Sep. 2001.
DOI
ScienceOn
|