

Trenched-Sinker LDMOSFET (TS-LDMOS) Structure for 2 GHz Power Amplifiers

Cheon Soo Kim, Sung Do Kim, Mun-Yang Park, and Hyun-Kyu Yu

This paper proposes a new LDMOSFET structure with a trenched sinker for high-power RF amplifiers. Using a low-temperature, deep-trench technology, we succeeded in drastically shrinking the sinker area to one-third the size of the conventional diffusion-type structure. The RF performance of the proposed device with a channel width of 5 mm showed a small signal gain of 16.5 dB and a maximum peak power of 32 dBm with a power-added efficiency of 25% at 2 GHz. Furthermore, the trench sinker, which was applied to the guard ring to suppress coupling between inductors, showed an excellent blocking performance below -40 dB at a frequency of up to 20 GHz. These results confirm that the proposed trenched sinker should be an effective technology both as a compact sinker for RF power devices and as a guard ring against coupling.

I. Introduction

Laterally-diffused metal oxide semiconductor field effect transistors (LDMOSFETs) have been widely used in base station power amplifiers for global systems for mobile communication, personal communication service, and wideband code division multiple access for their several advantages: they have good thermal stability; they have no thermal runaway; and they make amplifiers more rugged [1]-[6]. However, for 60 W of output power at a supply voltage of 28 V, a large channel width of a few centimeters is required for transconductance of 4 to 5 S. This constraint results in a large chip size [2]. Much of the chip area is consumed by the source sinker region, which is formed by a high-dose/high-energy implant and thermally driven until it merges with the heavily doped p+ substrate. Thus, a wide gate to the sinker space comparable to the sinker depth is needed due to the lateral diffusion of the heavily doped sinker (Fig. 1(a)). These conditions restrict the structure of conventional LDMOS devices: the chip size cannot be further reduced and high frequency operation above 2 GHz cannot be used.

In this paper, we propose a new device structure called the Trenched-Sinker LDMOSFET (TS-LDMOS), in which the sinker is formed by trench etching and refilled with a doped polysilicon process [7]. Because the sinker area is defined by a trench etching process rather than lateral diffusion and is formed at a temperature below 900 °C, the gate edge to the sinker edge space can be shrunk significantly from 7 μm to 2 μm (Fig. 1(b)). In this way, we reduced the sinker area to less than one-third. We also reduced the total chip area to less than 40% by reducing the pitch of the unit transistor [8]. Furthermore, the resistance of conventional sinkers cannot be easily reduced, because it is fabricated by high temperature

Manuscript received Oct. 15, 2002; revised Feb. 11, 2003.

This work was supported in part by the Ministry of Information and Communication of Korea.

Cheon Soo Kim (phone: +82 42 860 5045, e-mail: cskim@etri.re.kr), Sung Do Kim (e-mail: sdkim@etri.re.kr), Mun-Yang Park (e-mail: mypark@etri.re.kr), and Hyun-Kyu Yu (e-mail: hkyu@etri.re.kr) are with RF/Analog IC Design Team, ETRI, Daejeon, Korea.

Hyun-Kyu Yu has been on leave to University of Florida as a visiting faculty since September 2002.

diffusion with a depth of 10 μm . We, however, easily lowered the deep sinker (source) resistance by refilling the heavily doped poly-silicon. Our investigation demonstrated that the TS-LDMOS device is a promising structure for next generation base station RF power amplifiers.

Our trenched-sinker technology can also block the coupling between inductors and the cross talk with adjacent circuit blocks in mixed-signal RF ICs. The trenched-sinker guard ring we used around the spiral inductors showed a superior coupling suppression performance up to 20 GHz and much better isolation characteristics compared with that of deep well technology [9].




Fig. 1. Comparison of a cross-sectional view of (a) the conventional LDMOS and (b) the Trenched-Sinker LDMOS. The gate edge to the sinker edge space can be reduced from 7 μm to 2 μm by adopting a low temperature trench process.

II. Device Simulation and Design

We used a device simulator in designing the TS-LDMOS structure for transistors in high power base stations. The basic device structure was the conventional 0.5 μm nMOSFET,




Fig. 2. Simulated results of the TS-LDMOS for a breakdown voltage (BV_{dss}) larger than 65 V and a threshold voltage of 2.5 V: (a) electric field contour at $V_{ds}=30$ V, $V_{gs}=7$ V, (b) V_{ds} - I_{ds} characteristics ($V_{gs}=2, 3, 4, 5, 6, 7$ V).

which uses an asymmetric lightly doped drain (LDD) shape and is a well-known technique for increasing breakdown voltage (BV_{dss}). We fixed the graded channel implantation condition at $4E12$ cm^{-2} for a threshold voltage of 2.5 V, and the n-dose of the LDD region at $1E13$ cm^{-2} to meet the BV_{dss} specification for more than 65 V. The BV_{dss} depends primarily on the length of the n-region, but with simulations only, we weren't able to predict the exact BV_{dss} . Thus, we designed a group of devices to optimize the n-length of the LDD region. The entire gate of the TS-LDMOS was shielded and grounded by source metal to increase the BV_{dss} by reducing the electric field of the drain as shown in Fig. 1 [2]. Figure 2 shows the simulated results of the electric field contour and the current and voltage (I_{ds} - V_{ds}) characteristics of the TS-LDMOS device that was processed with the final device fabrication conditions.

We designed various kinds of devices to characterize the DC and RF performances and large width devices to evaluate the RF gain and power performance. The expected channel width of the TS-LDMOS for a 30-dBm and 36-dBm output power was 5 mm and 20 mm, respectively. Several spiral inductors with trenched-sinker guard rings were also included to evaluate the coupling suppression effect of the trenched sinker.

III. Device Fabrication

The fabrication of the TS-LDMOS followed the conventional nMOSFET fabrication process after we had etched the trenched sinker and refilled it with doped polysilicon. The starting material was a (100) orientation substrate with a resistivity of 0.01 Ω -cm, and a lightly doped epitaxial layer of 9 μ m. First we created a low resistance source sinker on the backside by trenching the substrate to a narrow width of 1 μ m and a depth of about 10 μ m; then we

filled the trenched sinker with p+ doped polysilicon and planarized it by an etch-back process. A gate oxide of 70 nm was thermally grown after the field oxide growth. Tungsten silicide was deposited on the polysilicon gate to reduce gate resistance. A graded channel was formed by the lateral diffusion of boron ions that had been implanted self-aligned to the gate, and the diffusion time was controlled to prevent lateral diffusion of the heavily doped sinker. We defined an asymmetric LDD region by adding a mask after forming a sidewall spacer.

After making two layers of aluminum metallization, we thinned the wafer backside and applied gold metallization to assure a sink with good electrical and thermal characteristics. We attached sliced chips to the metallic package for sinking the thermal flow and bonded multi-wires to sustain a high current flow over 500 mA. Figure 3(a) shows a cross-sectional scanning electron microscope view of the fabricated TS-LDMOS. The trenched sinker and gate electrode shielded by source metal is clearly seen. Figure 3(b) is a photograph of the chip and package of the TS-LDMOS for a 4-W output power.




Fig. 3. (a) A cross-sectional SEM view of the fabricated TS-LDMOS, (b) a chip and package photograph of the TS-LDMOS for a 4-W output power at 2 GHz.

IV. TS-LDMOS Performance

We measured the DC performance with a parameter analyzer and the S-parameter with an HP8510 network analyzer. We also measured the power and efficiency using a load-pull setup. Figure 4 shows the measured BV_{dss} of the TS-LDMOS with various LDD n-extension lengths; the results reveal that an n-length longer than 2.7 μ m is required for a BV_{dss} larger than 65 V. To improve the BV_{dss} , we experimented to optimize the extension length of the source metal over the




Fig. 4. Breakdown voltage (BV_{dss}) of the TS-LDMOS with various LDD lengths.

gate electrode (gate field shield). When the source electrode fully shielded the gate, the BV_{dss} showed about a 7% improvement over the non-shielded gate, but when the gate was overshielded, the BV_{dss} was about 12% lower (Fig. 5(a)). These results were consistent with the simulated results that also showed that the shielded gate device had a much lower electric field in the drain region than the nonshielded TS-LDMOS (Fig. 5(b)).

Figure 6 shows the measured I-V characteristics of the TS-




Fig. 5. (a) Breakdown voltage (BV_{dss}) and (b) the simulated electric field contour, with variations of the gate field shield metal structure. The gate-shielded device showed a lower electric field at the drain than the nonshielded device.

LDMOS fabricated with the final fixed conditions. The graded channel and n-region implant dose were $4E12 \text{ cm}^{-2}$ and $1E13 \text{ cm}^{-2}$, respectively; the n-length was $3 \mu\text{m}$ and the gate had a fully shielded layout. It showed a threshold voltage of 2.5 V, a transconductance of 0.27 S/cm , and a BV_{dss} of 77 V.




Fig. 6. Drain current characteristics of the TS-LDMOS with a channel length of $0.5 \mu\text{m}$ and a width of $20 \mu\text{m}$.

To maximize the RF performance of the device, optimizing the unit finger width (W_u) was crucial because the gate resistance and parasitic capacitance of the device govern the RF performance [10], [11]. For a large width device, a large W_u is best for reducing the finger number, and thereby producing a compact chip size. In this way, the parasitic capacitance, mainly due to junction and interconnection, can be reduced by increasing the W_u , but the gate resistance also increases and results in degradation of the maximum oscillation frequency (f_{max}). To prevent the increase in gate resistance with a large W_u , we strapped the silicide gate with a second metal [5], [6], and its effect is clearly seen in Fig. 7. The metal-strapped gate structure showed a 2 to 3 GHz higher f_{max} than the conventional silicide gate, and it also showed that W_u can be enlarged up to $200 \mu\text{m}$ without significant degradation of the f_{max} . All the metal-strapped devices, even when the W_u varied from $100 \mu\text{m}$ to $200 \mu\text{m}$, showed a uniform gain of 16.5 dB at 2 GHz due to their low gate resistance, but only the silicide gate device showed a strong dependency on the W_u .

We measured on-wafer and package power performances of the devices by a load pull setup at 2 GHz. Figure 8 shows the gain, power, and power added efficiency (PAE) of 5 mm devices, which were designed for a maximum power (P_{max}) of 30 dBm. The source and load impedance for the P_{max} was $60+j27$ and $57+j60$, respectively. There was a large signal gain of 11 to 13 dB with the various

values of W_u , and the device designed with a W_u of 200 μm showed the highest P_{max} at 32 dBm and a PAE of 25% due to the small chip size and comparable gate resistance. These results confirm that the proposed TS-LDMOS should be a suitable device structure for the next generation high RF power transistor.




Fig. 7. RF characteristics (on-wafer status) of several TS-LDMOS devices with various unit gate lengths and structures. The metal strap denotes that the silicide gate is strapped at the 50- μm step by a second metal.




Fig. 8. On-wafer measured power performance of the TS-LDMOS with a total channel width of 5 mm. All the devices were measured at a frequency of 2 GHz and a bias condition of 120 mA.

Figure 9 shows the gain and power performance of 20 mm devices with the various bias conditions. A 400 mA drain current showed a large signal gain of 8.3 dB and a P_{max} of more than 30 dBm. We expected that the P_{max} would be much higher than 30 dBm, because the gain had not decreased and the output power had not been saturated up to 30 dBm. We ran into difficulty at a measurement input power source limit of about 22 dBm.

We attached sliced chips to a metallic package that had high thermal conductivity and bonded multi-wires to sustain the high current flow.




Fig. 9. On-wafer measured power characteristics of the TS-LDMOS with a total channel width of 20 mm.




Fig. 10. Measured power characteristics of the 4-W metallic packaged TS-LDMOS. Unlike the on-wafer measurement, at a large bias current of over 200 mA, the device showed an unstable operation, which we expected because of the thermal effect.

Figure 10 shows the gain and power performance of a 20 mm packaged device. The load impedance for the P_{max} was $5.7+j8.9$, which was much lower than the on-wafer measurement due to the multi-bonding wire and package

parasitic. As the device size increased, the in/out impedance of the devices decreased, so it was not easy to determine the optimum load impedance for the P_{\max} . At a drain current of 200 mA, the gain was 7.5 dB and the P_{\max} was 31 dBm. Unlike the on-wafer measurement, at a large bias current of more than 200 mA, the device showed an unstable operation, which we expected because of the thermal effect. We thought that multiple trench sinkers or a wider sinker would enhance the efficiency of the thermal sink.

V. RF Coupling Suppression of the Trenched Sinker

Because of its high conductivity, a silicon substrate is vulnerable to coupling between inductors and coupling from substrate noise [12]-[15]. Highly integrated silicon RF circuits are also more susceptible to interferences from adjacent devices. Thus, coupling phenomena has been a serious problem in silicon RF ICs. Trenched guards, which are essentially the same as trenched sinkers, have been used to block the coupling between inductors or the cross talk between adjacent devices and circuits [15]. We fitted a trenched sinker around the spiral inductors and grounded it to suppress the coupling between inductors (Fig. 11). We also measured the S-parameter of the inductor pairs and the




Fig. 11. Cross-sectional and top view of the trenched guard design to evaluate the coupling suppression effects. Each inductor has a 60 μm inner diameter and an 8-turn with an inductance of 13 nH.

degree of coupling was indicated by the amplitude of the S_{21} parameter for the pattern.

Figure 12 shows the measured S_{21} of the inductor pairs with the trenched guard around the inductors as well as the measurements for inductors with a diffusion guard and no guard. The test structures had identical geometries except for the guard ring. The comparison clearly showed that the trench with the guard ring could block coupling from below -40 dB up to 20 GHz. Compared with published deep-well technology [9], which was not investigated at a frequency above 3 GHz, our device showed superior performance at a high frequency. Furthermore, the diffusion guard showed a negligible effect in suppressing inductor coupling. These results suggest that the trenched guard will be an effective technology for blocking inductor coupling and signal interference from adjacent devices or circuits in RF ICs.




Fig. 12. S_{21} measurements of the inductor pairs with a trenched guard around the inductors compared with inductors with a diffusion guard or no guard. The test structures had identical geometries except for the guard ring.

To apply our new structure to the conventional CMOS technology, which usually does not use the epi-substrate due to its high cost, we applied the trench guard technology to a conventional substrate and varied the trench depth to determine the optimal trench depth for efficient blocking performance. Figure 13 shows the S_{21} measurements of the inductor pairs with trenched guards at various trench depths on a conventional silicon substrate. The inductor coupling was suppressed below -30 dB when the trench depth was about 3 μm , but the coupling was not suppressed further by only increasing the trench depth up to 15 μm . The figure also suggests that the bottom plate of the grounding cage played an important role in blocking the coupling between inductors [16].

These results confirmed that the proposed trenched sinker technology on a high conductivity epi-substrate will be a good

solution to blocking the coupling between inductors and the cross talk from adjacent circuit blocks in mixed-signal RF ICs.




Fig. 13. S_{21} measurements of the trench guarded inductor pairs on a conventional silicon substrate with various trench depths.

VI. Conclusions

The proposed TS-LDMOS was easily and successfully implemented using $0.5\ \mu\text{m}$ NMOSFET technology followed by a low temperature trench process. The measured DC performance of the device showed a BV_{dss} of 77V and a G_m of 0.27 S/cm, and the AC performance of the device with a channel width of 5 mm showed a gain of 16.5 dB, and a P_{max} of 32 dBm at 2 GHz.

We also used the trenched sinker technology on inductor guards to suppress coupling, and it showed an excellent blocking performance below $-40\ \text{dB}$ at a frequency range of up to 20 GHz.

These results confirm that the proposed trenched sinker should be an effective technology both as a compact sinker for RF power devices and as a guard ring against coupling.

References

- [1] Y. Morita, H. Takahashi, H. Matayoshi, and M. Fukuta, "Si UHF MOS High power FET," *IEEE Trans. on Electron Devices*, ED-21, 1974, p. 773.
- [2] A. Wood, C. Dragon, and W. Burger, "High Performance Silicon LDMOS Technology for 2GHz RF Power Amplifier Applications," *IEDM Tech. Digest* 1996, pp. 87-90.
- [3] A. Wood and W. Brakensiek, "Application of RF LDMOS Power Transistor for 2.2 GHz Wideband-CDMA," *RAWCON Proc.* 1998, pp. 309-312.
- [4] S. Xu, P. Foo, J. Wen, Y. Liu, F. Lin, and C. Ren, "RF LDMOS with Extreme Low Parasitic Feedback Capacitance and High Hot-Carrier Immunity," *IEDM Tech. Digest* 1999, pp. 201-204.
- [5] I. Yoshida, M. Katsueda, Y. Maruyama, and I. Kohjiro, "A Highly

Efficient 1.9GHz Si Power MOSFET," *Proc. of ESSDERC* 1996, p. 405.

- [6] G. Ma, W. Burger, C. Dragon, and T. Gillenwater, "High Efficiency LDMOS Power FET for Low Voltage Wireless Communication," *IEDM Tech. Digest* 1996, pp. 91-94.
- [7] Jong-Dae Kim et al., "A Novel Process for Fabricating a High Density Trench MOSFETs for DC-DC Converters," *ETRI J.*, vol. 24, no. 5, Oct. 2002, pp. 333-340.
- [8] Cheon Soo Kim, Joung-Woo Park, and Hyun Kyu Yu, "Trenched Sinker LDMOSFET (TS-LDMOS) Structure for High Power Amplifier Application above 2 GHz," *IEDM Tech. Digest* 2001, pp. 887-890.
- [9] H.M. Hsu et al., "A $0.18\ \mu\text{m}$ Foundry RF CMOS Technology with 79 GHzfT for Single Chip Solution," *IEEE IMS Digest* 2001, pp. 1869-1872.
- [10] I. Yoshida, M. Katsueda, S. Ohtaka, Y. Maruyama, and T. Okabe, "Highly Efficient 1.5 GHz Si Power MOSFET for Digital Cellular Front End," *Proc. of ISPSD* 1992, p. 156.
- [11] Cheon Soo Kim, Min. Park, Chung-Hwan. Kim, Hyun Kyu Yu, Kyro Lee, and Hanjin Cho, "Thick Metal CMOS Technology on High Resistivity Substrate And Its Application to Monolithic L-band CMOS LNAs," *ETRI J.*, vol. 21, no. 4, Dec. 1999, pp. 1-8.
- [12] A.L.L. Pun, T. Yeung, J. Lau, F.J.R. Clement, and D.K. Su, "Substrate Noise Coupling Through Planar Spiral Inductor," *IEEE Journal of Solid State Circuits*, vol. 33, no. 6, June 1998.
- [13] J.N. Burghartz, D.C. Edelstein, M. Soyuer, H.A. Ainspan, and K.A. Jenkins, "RF Circuit Design Aspects of Spiral Inductors on Silicon," *IEEE Journal of Solid State Circuits*, vol. 33, no. 12, Dec. 1998.
- [14] D.K. Su, M.J. Loinaz, S. Masui, and B.A. Wooley, "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-signal Integrated Circuits," *IEEE Journal of Solid State Circuits*, vol. 28, no. 4, Apr. 1993.
- [15] C.S. Kim, M. Park, J.W. Park, and H.K. Yu, "Deep Trench Guard Technology to Suppress Coupling between Inductors in Silicon RF ICs," *IEEE MTT-s Digest* 2001, pp. 1873-1876.
- [16] Joyce H. Wu, Jesus A. del Alamo, and Keith A. Jenkins, "A High Aspect-Ratio Silicon Substrate-Via Technology and Applications: Through-Wafer Interconnects for Power and Ground and Faraday Cages for SOC Isolation," *IEDM Tech. Digest* 2000, pp. 447-480.



Cheon Soo Kim received the BS and MS degrees in electronic engineering from Kyungpook University, Daegu, Korea, in 1982 and 1984 and the PhD degree in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 1998. Since 1986, he has worked at the Semiconductor Division of Electronics and Telecommunications Research Institute (ETRI), Daejeon, Korea, first being engaged in the research and development of CMOS process technology and device reliability. From 1989 to 1992, he was involved in a development project of 16M and 64M DRAM where he designed and implemented

an advanced DRAM cell structure. Since 1996, he has researched low noise layout techniques for RF CMOS, RF coupling reduction techniques and several CMOS RF ICs for the application of wireless communication. He is now a Principal Member of Engineering Staff at ETRI. His current research interests include low noise, coupling suppression design techniques of RF CMOS, device modeling, as well as power amplifier design.



Sung Do Kim received the MS degree in electronic engineering from Information and Communication University (ICU), Daejeon, Korea, in 2000. Since 1989, he has worked at the Semiconductor Division of Electronics and Telecommunications Research Institute (ETRI), Daejeon, Korea, where he was initially involved in the design of digital and mixed integrated circuits for communications. Since 1998, he has researched CMOS RF ICs for wireless communication. He has participated in the design of CMOS RF transceivers for WLAN as an RF circuit designer and then as project leader. His main interest is in circuit design, particularly in the area of wireless communications.



Mun-Yang Park received the BS degree in electronic engineering from Cheongju University in 1981 and the MS degree from Hanyang University, Korea, in 1984. Since January 1985, he has been with the Electronics and Telecommunications Research Institute (ETRI), where he is a Principal Member of the

Engineering Staff. He has designed a relay driver IC for a TDX-1 system, an ECL gate-array, a high speed ECL SRAM, an ASIC for an SDH system, and high-voltage FED driver ICs. In 1999, he joined the RF CMOS division where he designed a high gain, high linearity RF mixer and driver amplifier using RF CMOS technology for CDMA cellular and PCS applications. He is currently the Research Manager of WCDMA Direct Conversion Transceiver Development and WLAN Transceiver Development in the RF/Analog IC team. His research interests include WCDMA, WLAN RF front-end IC and transceiver systems.



Hyun-Kyu Yu received his BS and MS from Kyungbook National University in 1981 and 1983 and PhD in electrical and electronics from Korea Advanced Institute of Science and Technology (KAIST) in 1994. In 1983, he joined the Electronics and Telecommunications Research Institute (ETRI), Daejeon, Korea,

where he was engaged in the research and development of CMOS process technology and device characterization. From 1986 to 1992, he was involved in a development project of 4M, 16M, and 64M DRAM and then went on to the next generation semiconductor group where he developed a new SOI device model and standard cell library. From 1996, he was in charge of government projects on silicon RF technologies including RF CMOS and low power/high speed vertical bipolar transistors. Now he leads the RF/Analog IC Design Team that developed the world's first Rx/Tx ICs for CDMA cellular and PCS phones, digital TV tuner IC, direct digital frequency synthesizer (DDFS) for military use, and WLAN for the wireless networking. In 1999, this team was selected the National Research Laboratory (NRL) for the RF CMOS technology research area. Dr. Yu is a Senior Member of IEEE and a Principal Member Of Engineering Staff in ETRI. He received the technology outstanding achievement award from IEEK in 1999. He is the author and co-author of over 100 technical papers and 60 patents (including 10 US patents) in silicon RF devices and circuits design areas. His interests include device modeling, high speed and low power logic circuits, frequency synthesizer, and RF CMOS circuit design for multi-band single chip transceivers. He has been on leave to the University of Florida as a Visiting Faculty since September 2002.