• Title/Summary/Keyword: 2D Scaling

Search Result 217, Processing Time 0.051 seconds

Maximizing Biomass Productivity and $CO_2$ Biofixation of Microalga, Scenedesmus sp. by Using Sodium Hydroxide

  • Nayak, Manoranjan;Rath, Swagat S.;Thirunavoukkarasu, Manikkannan;Panda, Prasanna K.;Mishra, Barada K.;Mohanty, Rama C.
    • Journal of Microbiology and Biotechnology
    • /
    • v.23 no.9
    • /
    • pp.1260-1268
    • /
    • 2013
  • A series of experiments were carried out with three native strains of microalgae to measure growth rates, biomass, and lipid productivities. Scenedesmus sp. IMMTCC-6 had better biomass growth rate and higher lipid production. The growth, lipid accumulation, and carbon dioxide ($CO_2$) consumption rate of Scenedesmus sp. IMMTCC-6 were tested under different NaOH concentrations in modified BBM. The algal strain showed the maximum specific growth rate (0.474/day), biomass productivity (110.9 mg $l^{-1}d^{-1}$), and $CO_2$ consumption rate (208.4 mg $l^{-1}d^{-1}$) with an NaOH concentration of 0.005 M on the $8^{th}$ day of cultivation. These values were 2.03-, 6.89-, and 6.88-fold more than the algal cultures grown in control conditions (having no NaOH and $CO_2$). The $CO_2$ fixing efficiency of the microalga with other alternative carbon sources like $Na_2CO_3$ and $NaHCO_3$ was also investigated and compared. The optimized experimental parameters at shake-flask scale were implemented for scaling up the process in a self-engineered photobioreactor. A significant increase in lipid accumulation (14.23% to 31.74%) by the algal strain from the logarithmic to stationary phases was obtained. The algal lipids were mainly composed of $C_{16}/C_{18}$ fatty acids, and are desirable for biodiesel production. The study suggests that microalga Scenedesmus sp. IMMTCC-6 is an efficient strain for biodiesel production and $CO_2$ biofixation using stripping solution of NaOH in a cyclic process.

A Variable-Length FFT/IFFT Processor for Multi-standard OFDM Systems (다중표준 OFDM 시스템용 가변길이 FFT/IFFT 프로세서)

  • Yeem, Chang-Wan;Shin, Kyung-Wook
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.2A
    • /
    • pp.209-215
    • /
    • 2010
  • This paper describes a design of variable-length FFT/IFFT processor (VL_FCore) for OFDM-based multi-standard communication systems. The VL_FCore adopts in-place single-memory architecture, and uses a hybrid structure of radix-4 and radix-2 DIF algorithms to accommodate various FFT lengths in the range of $N=64{\times}2^k\;(0{\leq}k{\leq}7)$. To achieve both memory size reduction and the improved SQNR, a two-step conditional scaling technique is devised, which conditionally scales the intermediate results of each computational stage. The performance analysis results show that the average SQNR's of 64~8,192-point FFT's are over 60-dB. The VL_FCore synthesized with a $0.35-{\mu}m$ CMOS cell library has 23,000 gates and 32 Kbytes memory, and it can operate with 75-MHz@3.3-V clock. The 64-point and 8,192-point FFT's can be computed in $2.25-{\mu}s$ and $762.7-{\mu}s$, respectively, thus it satisfies the specifications of various OFDM-based systems.

Table-Based Fault Tolerant Routing Method for Voltage-Frequency-Island NoC (Voltage-Frequency-Island NoC를 위한 테이블 기반의 고장 감내 라우팅 기법)

  • Yoon, Sung Jae;Li, Chang-Lin;Kim, Yong Seok;Han, Tae Hee
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.8
    • /
    • pp.66-75
    • /
    • 2016
  • Due to aggressive scaling of device sizes and reduced noise margins, physical defects caused by aging and process variation are continuously increasing. Additionally, with scaling limitation of metal wire and the increasing of communication volume, fault tolerant method in manycore network-on-chip (NoC) has been actively researched. However, there are few researches investigating reliability in NoC with voltage-frequency-island (VFI) regime. In this paper, we propose a table-based routing technique that can communicate, even if link failures occur in the VFI NoC. The output port is alternatively selected between best and the detour routing path in order to improve reliability with minimized hardware cost. Experimental results show that the proposed method achieves full coverage within 1% faulty links. Compared to $d^2$-LBDR that also considers a routing method for searching a detour path in real time, the proposed method, on average, produces 0.8% savings in execution time and 15.9% savings in energy consumption.

Adaptive Block Watermarking Based on JPEG2000 DWT (JPEG2000 DWT에 기반한 적응형 블록 워터마킹 구현)

  • Lim, Se-Yoon;Choi, Jun-Rim
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.11
    • /
    • pp.101-108
    • /
    • 2007
  • In this paper, we propose and verify an adaptive block watermarking algorithm based on JPEG2000 DWT, which determines watermarking for the original image by two scaling factors in order to overcome image degradation and blocking problem at the edge. Adaptive block watermarking algorithm uses 2 scaling factors, one is calculated by the ratio of present block average to the next block average, and the other is calculated by the ratio of total LL subband average to each block average. Signals of adaptive block watermark are obtained from an original image by itself and the strength of watermark is automatically controlled by image characters. Instead of conventional methods using identical intensity of a watermark, the proposed method uses adaptive watermark with different intensity controlled by each block. Thus, an adaptive block watermark improves the visuality of images by 4$\sim$14dB and it is robust against attacks such as filtering, JPEG2000 compression, resizing and cropping. Also we implemented the algorithm in ASIC using Hynix 0.25${\mu}m$ CMOS technology to integrate it in JPEG2000 codec chip.

Influence on Short Channel Effects by Tunneling for Nano structure Double Gate MOSFET (나노구조 이중게이트 MOSFET에서 터널링이 단채널효과에 미치는 영향)

  • Jung, Hak-Kee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.3
    • /
    • pp.479-485
    • /
    • 2006
  • The double gate(DG) MOSFET is a promising candidate to further extend the CMOS scaling and provide better control of short channel effect(SCE). DGMOSFETs, having ultra thin undoped Si channel for SCEs control, ale being validated for sub-20nm scaling. A novel analytical transport model for the subthreshold mode of DGMOSFETs is proposed in this paper. The model enables analysis of short channel effect such as the subthreshold swing(SS), the threshold voltage roil-off$({\Delta}V_{th})$ and the drain induced barrier lowering(DIBL). The proposed model includes the effects of thermionic emission and quantum tunneling of carriers through the source-drain barrier. An approximative solution of the 2D Poisson equation is used for the distribution of electric potential, and Wentzel-Kramers-Brillouin approximation is used for the tunneling probability. The new model is used to investigate the subthreshold characteristics of a double gate MOSFET having the gate length in the nanometer range $(5-20{\sim}nm)$ with ultra thin gate oxide and channel thickness. The model is verified by comparing the subthreshold swing and the threshold voltage roll-off with 2D numerical simulations. The proposed model is used to design contours for gate length, channel thickness, and gate oxide thickness.

A variable-length FFT/IFFT processor design using single-memory architecture (단일메모리 구조의 가변길이 FFT/IFFT 프로세서 설계)

  • Yeem, Chang-Wan;Shin, Kyung-Wook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2009.10a
    • /
    • pp.393-396
    • /
    • 2009
  • This paper describes a design of variable-length FFT/IFFT processor for OFDM-based communication systems. The designed FFT/IFFT processor adopts the in-place single-memory architecture, and uses a hybrid structure of radix-4 and radix-2 DIF algorithms to accommodate FFT lengths of $N=64{\times}2^k$ ($0{\leq}k{\leq}7$). To achieve both memory size reduction and the improved SQNR, a two-step conditional scaling technique is devised, which conditionally scales the intermediate results of each computational stage. The performance analysis results show that the average SQNR's of 64~8,192-point FFT's are over 60-dB. The processor synthesized with a $0.35-{\mu}m$ CMOS cell library can operate with 75-MHz@3.3-V clock, and 64-point and 8,192-point FFT's can be computed in $2.55-{\mu}s$ and $762.7-{\mu}s$, respectively, thus it satisfies the specifications of wireless LAN, DMB, and DVB systems.

  • PDF

A 0.16㎟ 12b 30MS/s 0.18um CMOS SAR ADC Based on Low-Power Composite Switching (저전력 복합 스위칭 기반의 0.16㎟ 12b 30MS/s 0.18um CMOS SAR ADC)

  • Shin, Hee-Wook;Jeong, Jong-Min;An, Tai-Ji;Park, Jun-Sang;Lee, Seung-Hoon
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.7
    • /
    • pp.27-38
    • /
    • 2016
  • This work proposes a 12b 30MS/s 0.18um CMOS SAR ADC based on low-power composite switching with an active die area of $0.16mm^2$. The proposed composite switching employs the conventional $V_{CM}$-based switching and monotonic switching sequences while minimizing the switching power consumption of a DAC and the dynamic offset to constrain a linearity of the SAR ADC. Two equally-divided capacitors topology and the reference scaling are employed to implement the $V_{CM}$-based switching effectively and match an input signal range with a reference voltage range in the proposed C-R hybrid DAC. The techniques also simplify the overall circuits and reduce the total number of unit capacitors up to 64 in the fully differential version of the prototype 12b ADC. Meanwhile, the SAR logic block of the proposed SAR ADC employs a simple latch-type register rather than a D flip-flop-based register not only to improve the speed and stability of the SAR operation but also to reduce the area and power consumption by driving reference switches in the DAC directly without any decoder. The measured DNL and INL of the prototype ADC in a 0.18um CMOS are within 0.85LSB and 2.53LSB, respectively. The ADC shows a maximum SNDR of a 59.33dB and a maximum SFDR of 69.83dB at 30MS/s. The ADC consumes 2.25mW at a 1.8V supply voltage.

Investigation of Power Saving Efficiency for the OFDM Based Multimedia Communication Terminal (OFDM 기반 광대역 멀티미디어 단말의 전력절감 효율 분석에 관한 연구)

  • Moon, Jae-Pil;Lee, Eun-Seo;Kim, Dong-Hwan;Lee, Jae-Sik;Chang, Tae-Gyu
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.155-158
    • /
    • 2005
  • An invesitigation on power consumption of a mobile multimedia system using OFDM and MDVS technique is reported here. Analysis and simulation are performed to find the significances of proposed Microscopic Dynamic Voltage Scaling(MDVS) tehnique[4] on digital processor in terms of power saving. A study is also made to show power reduction in mobile multimedia system by incorporating OFDM modulation scheme in RF front-end. Finally, overall power consumption by functionally distinguished blocks ie. RF front-end, digital processor and human interface unit is shown here. Total power consumption is 8.2W for 2Mbps SD-quality WCDMA multimedia video service - the power consumption of digital processor is 3.9W(48%), the power consumption of RF front-end is 3.2W (36%), and the power consumption of interface is 1.8W(16%). Power saving of applying purposed MDVS technique is 35% in digital processor, and power saving of OFDM technique is 10-12dB in RF front-end.

  • PDF

Cu-SiO2 Hybrid Bonding (Cu-SiO2 하이브리드 본딩)

  • Seo, Hankyeol;Park, Haesung;Kim, Sarah Eunkyung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.27 no.1
    • /
    • pp.17-24
    • /
    • 2020
  • As an interconnect scaling faces a technical bottleneck, the device stacking technologies have been developed for miniaturization, low cost and high performance. To manufacture a stacked device structure, a vertical interconnect becomes a key process to enable signal and power integrities. Most bonding materials used in stacked structures are currently solder or Cu pillar with Sn cap, but copper is emerging as the most important bonding material due to fine-pitch patternability and high electrical performance. Copper bonding has advantages such as CMOS compatible process, high electrical and thermal conductivities, and excellent mechanical integrity, but it has major disadvantages of high bonding temperature, quick oxidation, and planarization requirement. There are many copper bonding processes such as dielectric bonding, copper direct bonding, copper-oxide hybrid bonding, copper-polymer hybrid bonding, etc.. As copper bonding evolves, copper-oxide hybrid bonding is considered as the most promising bonding process for vertically stacked device structure. This paper reviews current research trends of copper bonding focusing on the key process of Cu-SiO2 hybrid bonding.

Impact of scaling and root planing on C-reactive protein levels in gingival crevicular fluid and serum in chronic periodontitis patients with or without diabetes mellitus

  • Mohan, Mahendra;Jhingran, Rajesh;Bains, Vivek Kumar;Gupta, Vivek;Madan, Rohit;Rizvi, Iram;Mani, Kanchan
    • Journal of Periodontal and Implant Science
    • /
    • v.44 no.4
    • /
    • pp.158-168
    • /
    • 2014
  • Purpose: The present study was conducted to evaluate the impact of scaling and root planing (SRP) on the C-reactive protein (CRP) levels of gingival crevicular fluid (GCF) and serum in chronic periodontitis patients with type 2 diabetes mellitus (T2DM-CP) or without type 2 diabetes mellitus (NDM-CP). Methods: Forty-eight human participants were divided into two groups: an experimental (T2DM-CP) group (group I, n=24) comprising chronic periodontitis patients with random blood sugar ${\geq}200mg/dL$ and type 2 diabetes mellitus, and control (NDM-CP) group (group II, n=24) of those with chronic periodontitis and random blood sugar <200 without T2DM for the study. All subjects underwent nonsurgical periodontal therapy (NSPT) including complete SRP and subgingival debridement. Periodontal health parameters, plaque index (PI), gingival index (GI), probing pocket depth (PPD), clinical attachment level (CAL), GCF volume (GCF vol), GCF-CRP, random blood glucose (RBS), glycated hemoglobin, and systemic inflammatory markers, serum CRP, total leukocyte count (TLC), neutrophil count (Neutr) and lymphocyte count (Lymph), were evaluated at baseline, 1 month, and 3 months after SRP. Results: NSPT resulted in statistically significant improvement in periodontal health parameters (PI, GI, PPD, CAL, GCF vol), CRP levels in serum as well as GCF of both groups I and II. The mean improvement in periodontal health parameters (PI, GI, PPD, CAL, GCF vol), CRP levels in serum and GCF was greater in group I than group II after NSPT. There was nonsignificant increase in GCF-CRP, TLC, Lymph, and RBS, and a significant increase in Neutr and Serum CRP in group II at 1 month. The Serum CRP level of 20 out of 24 group II patients had also increased at 1 month. Conclusions: The CRP levels in both GCF and serum were higher in T2DM-CP patients than in NDM-CP patients. Although there was a significant improvement in both the groups, greater improvement was observed in both GCF and serum samples of T2DM-CP patients.