• The Transactions of the Korean Institute of Electrical Engineers D
• /
• v.52 no.8
• /
• pp.492-499
• /
• 2003

This paper presents the analysis and the implementation of the asynchronous communication portion of the IEEE 802.11 MAC protocol. We have used PRISM2 chipsets from INTERSIL to build baseband, IF, and RF parts and PCI controller from PLX to interface LLC Layer. We have implemented DCF(Distributed Coordination Function) service using CSMA/CA(Carrier Sense Multiple Access with Collision Acoidance) with backoff algorithm and RTS/CTS protocol. Also, we have implemented TSF(Timing Synchronization Function) which can be used for power management frequency hop synchronization, and other management function. This study can be used as a reference for the MAC protocol implementation and MAC controller design in very high speed wireless LAN which complies with the IEEE 802.11 standard.

• Journal of the Korean Geotechnical Society
• /
• v.19 no.3
• /
• pp.93-104
• /
• 2003

The Disturbed State Concept (DSC) model, with simplified unloading/reloading formulation, is implemented in a nonlinear dynamic finite element program fur porous media named DSC_DYN2D. In this research, the DSC constitutive model is utilized using the HiSS model for relative intact (RI) part and the critical state model for the fully adjusted (FA) part in the material. The general formulation for implementation is developed. The cyclic loading tests from the field load test data on a pile segment were numerically simulated using the finite element program DSC_DYN2D and compared with field measurements and those from the previous analysis with the HiSS model. The DSC predictions show improved agreement with the field behavior of the pile compared to those from the HiSS model. Overall, the computer procedure with the DSC model allows improved and realistic simulation of the complex dynamic soil-structure interaction problems.

• Proceedings of the Korea Information Processing Society Conference
• /
• 2015.10a
• /
• pp.498-500
• /
• 2015

본 논문에서는 가속 센서의 데이터로부터 얻은 정보를 특정 알고리즘을 통해 3D 공간상에서 좌표를 매핑(Mapping)하는 3D 마우스를 제안한다. 손의 움직임에 따라 변화하는 가속도 값을 블루투스 통신을 사용하여 모바일 디바이스(Mobile Device)로 전송한다. 본 논문에서 제안하는 3D 마우스는 손에 든 가속도 센서 데이터를 사용하여 손이 움직이기 전의 위치를 기준으로 가속도 데이터를 토대로 움직인 후의 위치를 추출하여 3D 공간 상에서의 마우스를 구현하였다. 10명의 사용자에게 마우스를 동일한 시작점에서 정해진 목표지점까지 움직이도록 실험해 본 결과 평균 2.23번 만에 성공하였다.

• Proceedings of the Korean Institute of Communication Sciences Conference
• /
• 1984.10a
• /
• pp.82-87
• /
• 1984

A 2-D digital filter with rational frequency response can be expanded into an infinite sequence of filterins operations. Each filtering operation can be implemented by convolution with a Low-order 20D finite-extent impulse response. If a convergence constraint is satisfied, the sequence of estimates will approach the desired output signal. In practice, as the number of iterations is finite, the frequency response implemented by iterative computations is an approximation to the desired rational frequency response.

• Proceedings of the KAIS Fall Conference
• /
• 2010.05a
• /
• pp.543-545
• /
• 2010

본 논문에서는 멀티미디어 교육매체에 익숙해져 있는 유아를 대상으로 하는 웹기반 환경교육용 2D 애니메이션을 설계하였다. 유아들에게 환경오염의 심각성을 일깨우고, 지속적인 환경교육을 통한 교육 효과의 질적 향상을 위하여 유치원에서 환경교육 자료로 활용될 수 있도록 설계하였다. 환경오염 중에서 토양오염을 주제로 애니메이션을 제작하고 내레이션을 통하여 쉽게 이해할 수 있도록 구현하였다.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.39A no.9
• /
• pp.560-562
• /
• 2014

Broadband power divider operating over the frequency band assigned for all domestic mobile communications is designed and implemented. The implemented power divider with 20Watts power rating has the maximum insertion loss of 3.49dB, input reflection coefficient of below -18.48dB and output reflection coefficient of below -20.2dB, above 24.7dB isolation and -141.2dBc of 3rd PIMD over the operating frequency of 810 ~ 2620MHz.

• Journal of the Korean Society for Nondestructive Testing
• /
• v.34 no.6
• /
• pp.441-446
• /
• 2014

A 3D ultrasound image is desired in many medical examinations. However, the implementation of a 2D array, which is needed for a 3D image, is challenging with respect to fabrication, interconnection and cabling. A 2D sparse array, which needs fewer elements than a dense array, is a realistic way to achieve 3D images. Because the number of ways the elements can be placed in an array is extremely large, a method for optimizing the array configuration is needed. Previous research placed the target point far from the transducer array, making it impossible to optimize the array in the operating range. In our study, we focused on optimizing a 2D sparse array transducer for 3D imaging by using a simulated annealing method. We compared the far-field optimization method with the near-field optimization method by analyzing a point-spread function (PSF). The resolution of the optimized sparse array is comparable to that of the dense array.

• Journal of Advanced Marine Engineering and Technology
• /
• v.40 no.7
• /
• pp.629-634
• /
• 2016

This paper describes the implementation of a ZigBee sensor node that can be utilized as a multiband and machine to machine (M2M) communication gateway. The IEEE 802.15.4-2003 standard was used as the wireless network frequency band. Ember's Type EM357 SoC was used as the transmission and reception device to perform the communication function, and it was also used for both the main M2M gateway and the sensor node. For the implementation of the operating protocol, EmberZNet Stack 4.5.4 from the Ember Corporation was used. The measurement of the reception sensitivity in the receiving module and the actual output signal from the reference were obtained from the transmission of a packet, and the packet included the M2M gateway within the attached ZigBee sensor. The packet error rate was measured as 0% with a -98 dBm reception sensitivity at the ZigBee frequency. In addition, excellent current characteristics of the ZigBee modules were shown by the implementation of the low-power circuit.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.17 no.8
• /
• pp.55-61
• /
• 2016

BIM is a rising core technology for increasing the productivity of the AEC industry, but such a paradigm shift is placing excessive demand on the practice of small medium size enterprises. BIM has many useful functions that are difficult to imagine in 2D CAD but BIM programs and the system buildup cost are too expensive. Therefore, small medium size enterprises hesitate to apply BIM in their fields. In this study, a customized 4D and 5D system was implemented using the building information generated from basic BIM tools, such as Revit, MS Project, Navisworks, and Excel VBA's customizing process to review the schedule and verify the quantities according to the schedule. Those programs are so basic in BIM circumstances, that small medium size enterprises can be equipped without burden. As a result, essential building information for 4D and 5D system implementation was investigated and its customizing process was established.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.33A no.10
• /
• pp.168-176
• /
• 1996

This paper presetns a 2-D DCT architecture adopting accurac y compensator for reducing the hardware complexity and increasing processing speed in VL\ulcornerSI implementation. In the application fields such as moving pictures experts group (MPEG) and joint photographic experts group (JPEG), 2-D DCT processor must be implemented precisely enough to meet the accuracy specifications of the ITU-T H.261. Almost all of 2-D DCT processors have been implemented using many multiplications and accumulations of matrices and vectors. The number of multiplications and accumulations seriously influence on comlexity and speed of 20D DCT processor. In 2-D DCT with fixed-point calculations, the computation bit width must be sufficiently large for the above accuracy specifications. It makes the reduction of hardware complexity hard. This paper proposes the accuracy compensator which compensates the accuracy of the finite word length calculation. 2-D DCT processor with the proposed accuracy compensator shows fairly reduced hardware complexity and improved processing speed.