• Title/Summary/Keyword: 회로수정

Search Result 158, Processing Time 0.027 seconds

Design of RS Encoder/Decoder using Modified Euclid algorithm (수정된 유클리드 알고리즘을 이용한 RS부호화기/복호화기 설계)

  • Park Jong-Tae
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.8 no.7
    • /
    • pp.1506-1511
    • /
    • 2004
  • The error control of digital transmission system is a very important subject because of the noise effects, which is very sensitive to transmission performance of the digital communication system It employs a modified Euclid's algorithm to compute the error-location polynomial and error-magnitude polynomial of input data. The circuit size is reduced by selecting the Modified Euclid's Algorithm with one Euclid Cell of mutual operation. And the operation speed of Decoder is improved by using ROM and parallel structure. The proposed Encoder and Decoder are simulated with ModelSim and Active-HDL and synthesized with Synopsys. We can see that this chip is implemented on Xilinx Virtex2 XC2V3000. A share of slice is 28%. nut speed of this paper is 45Mhz.

Analysis Simultaneously Switching Density Using Ring Oscillator (Ring Oscillator를 이용한 신호의 동시 스위칭 밀도 분석)

  • Jeong, Sang-Nam;Baeg, Sang-Hyeon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.9
    • /
    • pp.79-84
    • /
    • 2008
  • Switching speeds increase in both frequency and the transition rate of edges. Inadequate forecast for simultaneous switching signals may cause designing the power planes without sufficient current capability. The delay of critical signals in a chip can be therefore inadvertently increased and the situation makes it hard to debug issues. It is important to find the degree of increased switching during the debugging or chip characterization phases. This paper proposes the interpolation method to predict the switching density in a design. The interpolation was achieved by utilizing the dependencies between switching frequency and the delay appeared in a ring oscillator. The ring oscillator was primarily used to accumulate the effects of the ground bounce by higher switching. The result of interpolation was demonstrated using DongBu Hitec 0.18um CMOS technology.

Modeling of Radiation Effects for 1-D RLH-TL Using Extraction of Circuit Parameters (회로 파라미터 추출을 통한 1-D RLH-TL의 방사 효과 분석)

  • Choi, Chang-Ho;Lee, Bom-Son
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.19 no.2
    • /
    • pp.214-222
    • /
    • 2008
  • The equivalent circuit for the RLH-TL is proposed considering radiation effects due to the inclusion of a series capacitor and shunt inductor in a unit cell for the right/left-handed transmission line(RLH-TL). The design equations to realize a specific phase shift at a given frequency is also provided. The S-parameters for unit cells with N=1, 3, 5, and 10 are analyzed in various aspects based on the EM and circuit simulations especially for the purpose of controlling radiation along RLH-TL's. A modification formula for the radiation rate per unit cell is also proposed for good agreement between the EM and circuit simulation results.

A Wide - Range Dual-Loop DLL with Programmable Skew - Calibration Circuitry for Post Package (패키지후 프로그램을 이용 스큐 수정이 가능한 광범위한 잠금 범위를 가지고 있는 이중 연산 DLL 회로)

  • Choi, Sung-Il;Moon, Gyu;Wee, Jae-Kyung
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.6
    • /
    • pp.408-420
    • /
    • 2003
  • This paper describes a Delay Locked Loop (DLL) circuit having two advancements : 1) a dual loop operation for a wide lock-range and 2) programmable replica delays using antifuse circuitry and internal voltage generator for a post-package skew calibration. The dual loop operation uses information from the initial time-difference between reference clock and internal clock to select one of the differential internal loops. This increases the lock-range of the DLL to the lower frequency. In addition, incorporation with the programmable replica delay using antifuse circuitry and internal voltage generator allows for the elimination of skews between external clock and internal clock that occur from on and off-chip variations after the package process. The proposed DLL, fabricated on 0.16m process, operates over the wide range of 42MHz - 400MHz with 2.3v power supply. The measured results show 43psec peak-to-peak jitter and 4.71psec ms jitter consuming 52㎽ at 400MHz.

On a Modified Structure of Planar Multiport Power Divider/Combiner at 2 GHz (평면 다수 입출력 전력 분배/결합회로의 2 GHz에서의 구조 수정 연구)

  • Han, Yong-In;Jo, Chi-Sung;Kim, Ihn-Seok
    • Journal of Advanced Navigation Technology
    • /
    • v.6 no.4
    • /
    • pp.279-290
    • /
    • 2002
  • In this paper, tapered shape of multiport power divider/combiner modified for 2 GHz range from the model published by [10] is proposed. Parameters determining electrical property of the circuit structure have been analyzed by HFSS simulation. For input matching, balance of output signals and phase linearity at each output port, one circular hole has been etched out on the circuit surface. 1:2 and 1:3 power dividers/combiners designed by this study have been compared with the same circuits designed by the method of [10] in terms of S-parameters. As a result, it has been found that the modified structure of power divider/combiner have improved return loss more than 20 dB and another 18 dB, respectively, at 2 GHz.

  • PDF

High-Frequency Parameter Extraction of Insulating Transformer Using S-Parameter Measurement (S-파라메타를 이용한 절연 변압기의 고주파 파라메타 추출)

  • Kim, Sung-Jun;Ryu, Soo-Jung;Kim, Tae-Ho;Kim, Jong-Hyeon;Nah, Wan-Soo
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.25 no.3
    • /
    • pp.259-268
    • /
    • 2014
  • In this paper, we suggest a method of extracting circuit parameters of the insulating transformer using S-parameter measurement, especially in high frequency range. At 60 Hz, conventionally, no load test and short circuit test are used to extract the circuit parameters. In this paper S-parameters measured from VNA(Vector Network Analyzer) were used to extract the transformer parameters using data fitting method (optimization). The S-parameters from the equivalent circuit using the extracted parameters showed good agreement with those from measurement. Furthermore, the transformer secondary voltages from the equivalent circuit model also coincide quite exactly to the measured secondary voltages in sinusoidal forms. Finally we assert that the proposed method to extract the parameters for the insulating transformer using S-parameter is valid especially in high frequency.

Effect of Attention Feedback Awareness and Control Training on Attention Bias and Generalized Anxiety Symptoms in college students (주의 피드백 인식 및 조절 훈련이 대학생의 주의편향 및 범불안에 미치는 효과)

  • Kim, Su Jung;Shim, Eun-Jung
    • Korean Journal of School Psychology
    • /
    • v.16 no.2
    • /
    • pp.207-230
    • /
    • 2019
  • This study examined the effect of Attention Feedback Awareness and Control Training(A-FACT) on attention bias and generalized anxiety symptoms in college students. A total of 31 college students with at least 10 points on the Generalized Anxiety Disorder 7-item (GAD-7) scale or at least 56 points on the Korean version of the Penn State Worry Questionnaire (K-PSWQ) with attention bias were randomly assigned to one of three groups: A-FACT( n = 11), Attention Bias Modification (ABM)(n = 10) and Active Placebo Control (APC)(n = 10). Participants in A-FACT group received real-time feedback on attention bias based on their Baseline Neutral Response time(BNR) during A-FACT using a dot probe task. Participants in the ABM group received standard ABM, and those in the APC performed a dot probe task that they were informed was a program to reduce attention bias, but feedback was not provided. A total of eight sessions was conducted twice a week over a 4-week period. After every two sessions, GAD-7, K-PSWQ and K-STAI were rated. The effect of attention bias modification training was rated by changes in the Attention Bias Score(ABS), and in GAD-7, K-PSWQ and K-STAI scores. The results of repeated measure ANOVA indicated that the A-FACT group showed a significant decrease in ABS as well as in GAD-7, K-PSWQ and K-STAI scores compared to the other groups. Current results suggest that self-regulatory control of attention, that is, recognition of bias through feedback in A-FACT, may be effective in alleviating attention bias and generalized anxiety symptoms by recognizing bias through feedback on bias in attention bias modification training.

Febrication of Cu-Mn-Co-Ni-$O_4$ Thin Film Type Infrared Detector of Membrane Structure (메브레인 구조를 갖는 Cu-Mn-Co-Ni 산화물계 박막형 적외선 감지기 제조)

  • 박정희;신종배;전민석;한경섭;최덕균
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2003.11a
    • /
    • pp.74-74
    • /
    • 2003
  • 적외선 감지기는 냉장고, 에어컨, 자동차용 전자부품 등의 온도측정 및 제어, 과잉 전류의 억제를 위한 소자로 널리 사용되며, 또한 최근에는 온도보상형 수정발진기(TCXO) 또는 RF모듈, 액정 판넬의 온도보상회로 등 정보통신기기의 신뢰성 향상을 위해 그 수요가 날로 증가하고 있다. 현재 상용되는 적외선 감지기의 대부분은 벌크형 또는 후막형으로 제조되고 있으나, 최근 반도체공정 기술의 발달로 인하여 보다 향상된 특성이 요구됨에 따라 박막형 등 새로운 형태의 적외선 감지기 대해 활발한 연구가 이루어지고 있다. 본 연구에서는 열 질량과 전도에 의한 열손실을 최소화하여 소자의 감도 및 응답 특성을 향상시키기 위하여 SiO$_2$Si$_3$N$_4$/SiO$_2$ (ONO)다중층 위에 소자 감지부를 형성하고 bulk-micromachining기술을 이용하여 멤브레인 구조를 갖는 박막형 적외선 감지기를 제작하였다.

  • PDF

A Hystesis Loop Modeling of Ferroelectric Thin Film Using Numerical Integration Method (수치적분을 이용한 강유전체의 이력곡선 모델링)

  • 강성준;정양희;유일현
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2003.05a
    • /
    • pp.696-699
    • /
    • 2003
  • In this study, we suggested the model to precisely evaluate the ferroelectric hysteresis loop, using the modified Sawyer-Tower circuit and the ferroelectric capacitor with a MDFM(Metal-Dielectric-ferroelectric-Metal) structure. The mathematical expression of dipole polarization is applied to the numerical integration algorithm, and the fatigue property can be considered including the dielectric layer between ferroelectrics and bottom electrode. The validity of our model is proved comparing the estimated value of our model and the measured results of PLT(10) thin film.

  • PDF

3-D underwater object restoration using ultrasonic transducer fabricated with porous piezoelectric resonator and neural network (다공질 압전소자로 제작한 초음파 트랜스듀서와 신경회로망을 이용한 3차원 수중 물체복원)

  • 조현철;박정학;사공건
    • Electrical & Electronic Materials
    • /
    • v.9 no.8
    • /
    • pp.825-830
    • /
    • 1996
  • In this study, Characteristics of Ultrasonic Transducer fabricated with porous piezoelectric resonator, 3-D underwater object restoration using the self made ultrasonic transducer and modified SCL(Simple Competitive Learning) neural network are investigated. The self-made transducer was satisfied the required condition of ultrasonic transducer in water, and the modified SCL neural network using the acquired object data 16*16 low resolution image was used for object restoration of $32{\times}32$ high resolution image. The experimental results have shown that the ultrasonic transducer fabricated with porous piezoelectric resonator could be applied for SONAR system.

  • PDF