• Title/Summary/Keyword: 트랜치

Search Result 51, Processing Time 0.031 seconds

Stability Analysis Techniques of Bracing Structure in the Hard Clay Ground According to the Variation of the Groundwater Level at the Trench Excavation (경질점성토 지반에서 Trench 굴착시 지하수위 변동에 따른 가설구조체 안정해석 기법)

  • Heo, Chang-Hwan;Seo, Sung-Tag;Kim, Hee-Duck;Jee, Hong-Kee
    • Journal of the Korean Society of Hazard Mitigation
    • /
    • v.3 no.2 s.9
    • /
    • pp.99-110
    • /
    • 2003
  • In this study, lightening material weight and normalizing structure of preventing system of landslide soil-rock in trench excavation was tried with focusing in safety construction availability and workability. In other words, risk estimate, safety management method investigation, applicability of bracing material and mechanical stability of bracing structure was studied. From these result, structural stability and structural analysis of light weight bracing structure was carried out with common structural analysis program, for examining movement mechanism of bracing structure and normalization of standard. The result are summarized as following. (1) Mechanical ability of bracing members and soil pressure parameter acting to member for ensuring mechanical propriety of bracing structural and useful of new material considering soil mechanics boundary were proposed. Also theory and method of analysis of bracing structural were proposed. (2) As a result of the structure analysis of geographical profile for light pannel used FRP as hard clay mechanical characteristics(bending moment, shear force, axial force) of panel were changed according to groundwater level and it is proved that the result of mechanical analysis is within allowable stress. Thus, light pannel is available for bracing structure in trench excavation.

Nutritive Values and Quality of Sorghum-Sorghum Hybrid Bale and Trench Silage According to Those Parts (수수-수수 교잡종 원형곤포 및 트렌치 사일리지 부위별 사료가치 및 품질)

  • Choi, Ki-Choon;Ryu, Jai-Hyunk;Jung, Min-Woong;Park, Hyung-Su;Kim, Da-Hye;Kim, Cheon-Man;Kim, Mang-Jung;Kim, Jong-Geun;Kim, Won-Ho;Lim, Young-Chul;Choi, Gi-Jun
    • Journal of The Korean Society of Grassland and Forage Science
    • /
    • v.32 no.3
    • /
    • pp.221-228
    • /
    • 2012
  • This study was performed to investigate the effects of various parts of sorghum-sorghum hybrid (SSH) silage on nutritive values and qualities of SSH round bale silage and trench silage. SSH "SS405" was harvested at heading stages and ensiled. Samples of SSH silage used in this study were collected in three different parts (outer, middle and inner). The contents of crude protein (CP) and neutral detergent fiber (NDF), and in vitro dry matter digestibility (IVDMD) in SSH round bale silage showed trends similar to SSH trench silage. However, the contents of acid detergent fiber (ADF) and total digestible nutrient (TDN) in SSH trench silage appeared slightly an increased trend, as compared to SSH round bale silage. The contents of CP in inner parts of both SSH round bale silage and trench silage were lower than those of Outer and middle parts (p<0.05). However, The contents of NDF, ADF and TDN, and IVDMD were not different between the parts of SSH silage. The content of lactic acid in SSH round bale silage was significantly decreased (p<0.05), as compared to SSH trench silage. The content of acetic acid appeared an decreased trends, but there is not significantly different between SSH round bale silage and trench silage. In addition, the contents of lactic acid, acetic acid and butyric acid were not different between the parts of SSH silage.

A Novel Inserted Trench Cathode IGBT Device with High Latching Current (높은 latch-up 전류특성을 갖는 트랜치 캐소드 삽입형 IGBT)

  • 조병섭;곽계달
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.30A no.7
    • /
    • pp.32-37
    • /
    • 1993
  • A novel insulated gate bipolar transister (IGBT), called insulated trench cathode IGBT (ISTC-IGBT), is proposed. ISTC-IGBT has a trenched well with the shallow P$^{+}$ juction in the conventional IGBT structure. The proposed structure has the capability of effectively suppressing the parasitic thyristor latchup. The holding current of ISTC-IGBT is about 2.2 times greater than that of the conventional IGBT. Detailed analysis of the latchup characteristics of ISTC-IGBT is performed by using the two-dimensional device simulator, PISCES-II B.

  • PDF

홀로세 후기 밀양강 중류부 금천리 일대의 환경변화

  • 김혜령;윤순옥
    • Proceedings of the KGS Conference
    • /
    • 2003.11a
    • /
    • pp.34-39
    • /
    • 2003
  • 밀양강 중류부 충적평야의 화분분석 결과를 통하여 홀로세 후기 동안의 식생환경을 복원하고 한반도 남부지방의 농경의 기원과 확산에 대해 검토하였다. 경상남도 밀양시 산외면 금천리 단장천 충적평야에서 화분분석을 행하였다. 고고학 유적발굴을 위해 절개한 트랜치 T6(14.75-15.90m a.s.l. : 두께 1.15m)과 T9(17.00-15.60m a.s.l. : 두께 1.4m)의 노두 단면 중에서 비교적 유기질이 풍부한 실트층 및 토탄층에서 5cm등간격으로 채취하여 목본화분(AP: Arboreal Pollen)이 200개 이상이 될 때까지 검경하였다. (중략)

  • PDF

Water Cycle Simulation for the Dorimcheon Catchment Using WEP Model (WEP 모형을 이용한 도림천 유역 물순환 모의)

  • Lee, Seung-Jong;Kim, Young-Oh;Lee, Sang-Ho;Lee, Kil-Seong
    • Journal of Korea Water Resources Association
    • /
    • v.38 no.6 s.155
    • /
    • pp.449-460
    • /
    • 2005
  • In this study, a WEP (Water and Energy transfer Processes) model was used to simulate the water cycle of the Dorimcheon catchment which suffers from the distorted water cycle as a typical urban catchment. Two different land uses in the past (i.e. 1975) and at present (i.e. 2000) were incorporated into the simulation to investigate the runoff characteristics resulting from the increase of the impervious ratio due to urbanization. The simulation results show that the concentration time is decreased and the peak discharge and the total runoff are increased by urbanization while the infiltration and baseflow are reduced. In addition, the effects of infiltration trenches and permeable pavements were also simulated to search for alternatives that can restore the distorted water cycle. The simulation results prove that the installation of both alternatives can restore the runoff characteristics to that prior to urbanization.

Whole Crop Silage Making of Barley Produced in Paddy Find of Central and Northern Region (중북부지역 답리작 보리담근먹이 조제이용 연구)

  • Kim, W.H.;Shin, J.S.;Seo, S.;Chung, E.E.;Rim, Y.C.;Park, G.J.;Choi, S.H.;Lee, J.K.;Ryu, G.C.
    • Journal of The Korean Society of Grassland and Forage Science
    • /
    • v.23 no.4
    • /
    • pp.289-292
    • /
    • 2003
  • A series of three separate experiments was contucted to investigate the effect of working time quality and animal palatability of barley whole crop silage by trench and round bale in paddy field of Central and Northern region from 1999 to 2001. Dry matter yield of trench and round bale silage was 12,562 and 12,555 MT per ha, respectively. Quality and animal palatability of silage by trench was slightly higher than those by round bale. Work time of trench silage and bale silage per ha were 4.9 and 5.7 time. Silage making areas by trench and round bale were 4 and 3ha per day, respectively, The results demonstrated that silage making by round bale was good for production cost over 7 working days.

Realization of High Q Inductor on Low Resistivity Silicon Wafer using a New and simple Trench Technique (새로운 트랜치 방법을 이용한 저저항 실리콘 기판에서의 High Q 인덕터의 구현)

  • 이홍수;이진효유현규김대용
    • Proceedings of the IEEK Conference
    • /
    • 1998.10a
    • /
    • pp.629-632
    • /
    • 1998
  • This paper presents a new and simple technique to realize high Q inductor on low resistivity silicon wafer with 6 $\Omega$.cm. This technique is very compatible with bipolar and CMOS standard silicon process. By forming the deep and narrow trenches on the low resistivity wafer substrate under inductor pattern, oxidizing and filling with undoped polysilicon, the low resistivity silicon wafer acts as high resistivity wafer being suitable for the fabrication of high Q inductor. By using this technique the quality factor (Q) for 8-turn spiral inductor was improved up to max. 10.3 at 2 ㎓ with 3.0 $\mu\textrm{m}$ of metal thickness. The experiment results show that Q on low resistivity silicon wafer with the trench technique have been improved more than 2 times compared to the conventional low resistivity silicon wafer without trenches.

  • PDF

Unified Model for Alpha-particle-induced Charge Collection (알파 입자에 의한 전하 수집량에 대한 통합 모델)

  • Shin, Hyung-Soon
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.36D no.1
    • /
    • pp.83-89
    • /
    • 1999
  • A Unified model for the alpha-particle-induced charge collection has been developed. By accounting for funneling and diffusion charges separately, new model accurately describes the dependence of collected charge on junction size, junction bias, injection energy, injection angle, injection point, and trench oxide depth.

  • PDF

A New Vertical Channel LDMOS(lateral double diffused MOSFEET) (수직 방향 채널 LDMOS(lateral double diffused MOSFEET))

  • Lee, Seung-Chul;Oh, Jae-Geun;Han, Min-Koo;Choi, Yearn-Ik
    • Proceedings of the KIEE Conference
    • /
    • 2001.07c
    • /
    • pp.1424-1426
    • /
    • 2001
  • 본 논문에서는 채널과 드리프트 영역을 트랜치 안쪽에 형성하여 소자 크기를 줄임으로서 항복전압을 감소시키지 않고 낮은 온 저항을 얻을 수 있는 새로운 수직방향 채널 LDMOS(Lateral Double Diffused MOSFET)를 제안한다. 기존의 LDMOS 구조와 비교 할 때 동일한 60V의 항복 전압에서 소자 크기가 4${\mu}m$로 줄어들었고 이에 따라 온 저항은 절반의 수준으로 (0.45 m${\Omega}cm^2$) 감소하였다. 또한 소자 크기의 감소로 인해 전력용 집적회로를 구성할 때 집적도가 두 배 가량 증가하게 된다.

  • PDF

A Study on the Design and Electrical Characteristics of High Performance Smart Power Device (고성능 Smart Power 소자 설계 및 전기적 특성에 관한 연구)

  • Ku, Yong-Seo
    • Journal of IKEEE
    • /
    • v.7 no.1 s.12
    • /
    • pp.1-8
    • /
    • 2003
  • In this study, the high performance BCD device structure which satisfies the high voltage and fast switching speed characteristics is devised. Through the process and device simulation, optimal process spec. & device spec. are designed. We adapt double buried layer structure, trench isolation process, n-/p-drift region formation and shallow junction technology to optimize an electrical property as mentioned above. This I.C consists of 20V level high voltage bipolar npn/pnp device, 60V level LDMOS device, a few Ampere level VDMOS, 20V level CMOS device and 5V level logic CMOS.

  • PDF