• Title/Summary/Keyword: 전기회로 모델링

Search Result 161, Processing Time 0.022 seconds

Proposition for Retina Model Based on Electrophysiological Mechanism and Analysis for Spatiotemporal Response (전기생리학적 기전에 근거한 망막 모델의 제안과 시공간적 응답의 분석)

  • Lee, Jeong-Woo;Chae, Seung-Pyo;Cho, Jin-Ho;Kim, Myoung-Nam
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.39 no.6
    • /
    • pp.49-58
    • /
    • 2002
  • Based on electrophysiological retina mechanism, a retina model is proposed, which has similar response characteristics compared with the real primate retina. Photoreceptors, horizontal cells, and bipolar cells are modeled based on the previously studied retina models. And amacrine cells known to have relation to movements detection, and bipolar cell terminals are newly modeled using 3 NDP mechanism. The proposed model verified by analyzing the spatial response characteristics to stationary and moving stimuli, and characteristics for different speeds. Through this retina model, human vision system could be applied to computer vision systems for movement detection, and it could be the basic research for the implantable artificial retina.

A Design of Peak Current-mode DC-DC Buck Converter with ESD Protection Devices (ESD 보호 소자를 탑재한 Peak Current-mode DC-DC Buck Converter)

  • Park, Jun-Soo;Song, Bo-Bae;Yoo, Dae-Yeol;Lee, Joo-Young;Koo, Yong-Seo
    • Journal of IKEEE
    • /
    • v.17 no.1
    • /
    • pp.77-82
    • /
    • 2013
  • In this paper, dc-dc buck converter controled by the peak current-mode pulse-width-modulation (PWM) presented. Based on the small-signal model, we propose the novel methods of the power stage and the systematic stability designs. To improve the reliability and performance, over-temperature and over-current protection circuits have been designed in the dc-dc converter systems. To prevent electrostatic An electrostatic discharge (ESD) protection circuit is proposed. The proposed dc-dc converter circuit exhibits low triggering voltage by using the gate-substrate biasing techniques. Throughout the circuit simulation, it confirms that the proposed ESD protection circuit has lower triggering voltage(4.1V) than that of conventional ggNMOS (8.2V). The circuit simulation is performed by Mathlab and HSPICE programs utilizing the 0.35um BCD (Bipolar-CMOS-DMOS) process parameters.

PSPICE circuit simulation for electrical characteristic analysis of the memristor (멤리스터의 전기적 특성 분석을 위한 PSPICE 회로 해석)

  • Kim, Boo-Kang;Park, Ho-Jong;Park, Yongsu;Song, Han-Jung
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.15 no.2
    • /
    • pp.1051-1058
    • /
    • 2014
  • This paper presents a Electrical characteristics of the Memristor device using the PSPICE for circuit analysis. After making macro model of the Memristor device for circuit analysis, electric characteristics of the model such as time analysis, frequency and DC analysis according to the input voltage were performed by PSPICE simulation. Also, we made simple circuits of memristor series and parallel structure and analyzed the simulated SPICE results. Finally, we made a memristor-capacitor (M-C) circuit. charge and discharge characteristics were analyzed. In case of input pulse signal of 250 Hz, the Memristor-capacitor circuit showed delay time of 0.6ms, rising time of 0.58 ms and falling time of 1.6 ms.

Design of Fractional-N Digital PLL for IoT Application (IoT 어플리케이션을 위한 분수분주형 디지털 위상고정루프 설계)

  • Kim, Shinwoong
    • Journal of IKEEE
    • /
    • v.23 no.3
    • /
    • pp.800-804
    • /
    • 2019
  • This paper presents a dual-loop sub-sampling digital PLL for a 2.4 GHz IoT applications. The PLL initially performs a divider-based coarse lock and switches to a divider-less fine sub-sampling lock. It achieves a low in-band phase noise performance by enabling the use of a high resolution time-to-digital converter (TDC) and a digital-to-time converter (DTC) in a selected timing range. To remove the difference between the phase offsets of the coarse and fine loops, a phase offset calibration scheme is proposed. The phase offset of the fine loop is estimated during the coarse lock and reflected in the coarse lock process, resulting in a smooth transition to the fine lock with a stable fast settling. The proposed digital PLL is designed by SystemVerilog modeling and Verilog-HDL and fully verified with simulations.

Algorithm for Improving Visibility under Ambient Lighting Using Deep Learning (딥러닝을 이용한 외부 조도 아래에서의 시인성 향상 알고리즘)

  • Lee, Hee Jin;Song, Byung Cheol
    • Journal of Broadcast Engineering
    • /
    • v.27 no.5
    • /
    • pp.808-811
    • /
    • 2022
  • Display under strong ambient lighting is perceived darker than it really is. Existing techniques for solving the problem in terms of software show limitations in that image enhancement techniques are applied regardless of ambient lighting or chrominance is not improved compared to luminance. Therefore, this paper proposes a visibility enhancement algorithm using deep learning to adaptively respond to ambient lighting values and an equation to restore optimal chrominance for luminance. The algorithm receives an ambient lighting value with the input image, and then applies a deep learning model and chrominance restoration equation to generate an image to minimize the difference between the degradation modeling of enhanced image and the input image. Qualitative evaluation proves that the algorithm shows excellent performance in improving visibility under strong ambient lighting through comparison of images applied with degradation modeling.

Comparison and Analysis for the Topology of Bladeless Wind Power Generator (블레이드리스 풍력발전기의 토폴로지에 관한 비교·분석)

  • Junhyuk Min;Sungin Jeong
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.24 no.4
    • /
    • pp.147-154
    • /
    • 2024
  • This study focuses on the modeling and analysis of the linear generator for a bladeless wind power generation to overcome the limitations and drawbacks of conventional wind turbines. A bladeless wind power generation system has the advantages of low land requirement for installation and maintenance cost compared to a blade wind power turbine. Nevertheless, question concerning the generator topology are not satisfying answered. The goal of the research is to compare and analyze the characteristics of horizontal and vertical structures of linear generator for bladeless wind power systems. The proposed topology will be analyzed using magnetic energy by equivalent magnetic circuit method, and then it has been compared and evaluated by finite element method. The results of this project will give elaborate information about new generator structures for wind power system and provide insights into the characteristics of bladeless wind power generation.

FinFET Gate Resistance Modeling and Optimization (FinFET 게이트 저항 압축 모델 개발 및 최적화)

  • Lee, SoonCheol;Kwon, Kee-Won;Kim, SoYoung
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.8
    • /
    • pp.30-37
    • /
    • 2014
  • In this paper, the compact model for FinFET gate resistance is developed. Based on the FinFET geometry and material, the value of the gate resistance is extracted by Y-parameter analysis using 3D device simulator, Sentaurus. By dividing the gate resistance into horizontal and vertical components, the proposed gate resistance model captures the non-linear characteristics. The proposed compact model reflects the realistic gate structure which has two different materials (Tungsten, TiN) stacked. Using the proposed model, the number of fins for the minimum gate resistance can be proposed based on the variation of gate geometrical parameters. The proposed gate resistance model is implemented in BSIM-CMG. A ring-oscillator is designed, and its delay performance is compared with and without gate resistance.

Feedback Control Loop Design of DC-DC Converter Systems Using Subcircuit (Subcircuit를 이용한 DC-DC 컨버터 시스템의 피드백 제어루프 설계)

  • Kwon, Soon-Kurl;Lee, Su-Ho
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.8 no.2
    • /
    • pp.113-118
    • /
    • 2007
  • In this paper, a novel approach to using Subcircuit of Pspice in designing feedback for DC-DC converter systems is proposed. Proposed new approach, the feedback design procedures which are based on small signal modeling are programmed as a subcircuit in Pspice. For this purpose, Analog Behavioral Modeling (ABM) is used. By using the subcircuit, the component values of the error compensation amplifier can be easily obtained by means of Pspice DC analysis. The methodology of development is presented in detail and application examples demonstrated the effectiveness of the proposed approach in designing feedbacks for DC-DC converters. The converter with PWM method used continuous current mode and calculated buck converter control signal with average and linear current technique. To decide pole and zero K-method was adapted and this kind of design procedure took stable function.

  • PDF

Numerical Modeling of Optical Energy Transfer Based on Coherent Beam Combination under Turbulent Atmospheric Conditions (대기 외란 상황에서 결맞음 빔결합을 통한 광학 에너지의 전달 방법 수치 모델링)

  • Na, Jeongkyun;Kim, Byungho;Cha, Hyesun;Jeong, Yoonchan
    • Korean Journal of Optics and Photonics
    • /
    • v.31 no.6
    • /
    • pp.274-280
    • /
    • 2020
  • In this paper, the effect of atmospheric turbulence is numerically modeled and analyzed via a phase-screen model, in regard to long-range optical energy transfer using coherent beam combination. The coherent-beam-combination system consists of three channel beams pointing at a target at a distance of 1-2 km. The phase and propagation direction of each channel beam are assumed to be corrected in an appropriate manner, and the atmospheric turbulence that occurs while the beam propagates through free space is quantified with a phase-screen model. The phase screen is statistically generated and constructed within the range of fluctuations of the structure constant Cn2 from 10-15 to 10-13 [m-2/3]. Particularly, in this discussion the shape, distortion, and combining efficiency of the 3-channel combined beam are calculated at the target plane by varying the structure constant used in the phase-screen model, and the effect of atmospheric turbulence on beam-combination efficiency is analyzed. Analysis with this numerical model verifies that when coherent beam combination is used for long-range optical energy transfer, the received power at the target can be at least three times the power obtainable by incoherent beam combination, even for maximal atmospheric fluctuation within the given range. This numerical model is expected to be effective for analyzing the effects of various types of atmospheric-turbulence conditions and beam-combination methods when simulating long-range optical energy transfer.

Circuit Modeling and Simulation of Active Controlled Field Emitter Array for Display Application (디스플레이 응용을 위한 능동 제어형 전계 에미터 어레이의 회로 모델링 및 시뮬레이션)

  • Lee, Yun-Gyeong;Song, Yun-Ho;Yu, Hyeong-Jun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.38 no.2
    • /
    • pp.114-121
    • /
    • 2001
  • A circuit model for active-controlled field emitter array(ACFEA) as an electron source of active-controlled field emission display(ACFED) has been proposed. The ACFEA with hydrogenated amorphous silicon thin-film transistor(a-Si:H TFT) and Spindt-type molibdenum tips (Spindt-Mo FEA) has been fabricated monolithically on the same glass. A-Si:H TFT is used as a control device of field emitters, resulting in stabilizing emission current and lowering driving voltage. The basic model parameters extracted from the electrical characteristics of the fabricated a-Si:H TFT and Spindt-Mo FEA were implemented into the ACFEA model with a circuit simulator SPICE. The accuracy of the equivalent circuit model was verified by comparing the simulated results with the measured one through DC analysis of the ACFEA. The transient analysis of the ACFEA showed that the gate capacitance of FEA along with the drivability of TFT strongly affected the response time. With the fabricated ACFEA, we obtained a response time of 15$mutextrm{s}$, which was enough to make 4bit/color gray scale with the pulse width modulation (PWM).

  • PDF