A Design of Peak Current-mode DC-DC Buck Converter with ESD Protection Devices |
Park, Jun-Soo
(Dept. of Electronics and Electrical Engineering, Dankook University)
Song, Bo-Bae (Dept. of Electronics and Electrical Engineering, Dankook University) Yoo, Dae-Yeol (Dept. of Electronics and Electrical Engineering, Dankook University) Lee, Joo-Young (Dept. of Electronics Engineering, Seokyeong University) Koo, Yong-Seo (Dept. of Electronics and Electrical Engineering, Dankook University) |
1 | CHEN Xiao-fei, "System modeling and stability design for peak current-mode buck power converter" The IEEE INDIN, DDC, Daejeon, Korea, pp. 933-938. July 13-16, 2008. |
2 | Hiroki SAKURAI, "Analysis and Design of a Current-Mode PWM Buck Converter Adopting the Output-Voltage Independent Second-Order Slope Compensation Scheme" IEICE TRANS. Fundamentals, Vol. E88-A, No.2, pp. 490-497, February, 2005. DOI |
3 | H. Gossner, "ESD protection for the deep sub-micron regime - A challenge for design methodology", Proc. International Conference. VLSI Design, pp. 809-818, 2004. |
4 | M. D. Ker, T. Y. Chen, C. Y. Wu, "ESD protection design in a 0.18 salicide CMOS technology by using substrate-triggered technique", IEEE Int Symp Cir Sys, pp. 754-757, 2001. |