1 |
SeokSoon Noh, Kee-Won Kwon, SoYoung Kim, "Analysis of Process and Layout Dependent Analog Performance of FinFET Structures using 3D Device Simulator," Journal of the Institute of Electronics Engineers of Korea, vol. 50, no. 4, pp. 35-42, April, 2013.
과학기술학회마을
DOI
ScienceOn
|
2 |
BSIM4v4.7 MOSFET Model User's Manual, 2011.
|
3 |
PSP 103.1 Reference Manual, 2009.
|
4 |
K. W. Lee, SeokSoon Noh, NaHyun Kim, KeeWon Kwon, and SoYoung Kim,"Comparative study of analog performance of multiple fin tri-gate FinFETs," International Conference on Electronics, Information and Communication, 2012.
|
5 |
W. Yang and J. G. Fossum, "On the feasibility of nanoscale triple gate CMOS transistors," IEEE Trans. Electron Devices, vol. 52, no. 6, pp. 1159-1164, Jun. 2005.
DOI
ScienceOn
|
6 |
B. Razavi, R.-H. Yan, and K. F. Lee, "Impact of distributed gate resistance on the performance of MOS devices," IEEE Trans. Circuit Syst., vol. 41, no. 11, pp. 750-754, Nov 1994.
DOI
ScienceOn
|
7 |
BSIM-CMG 107.0.0 Multi-Gate MOSFET Compact Model Technical Manual, 2013.
|
8 |
Chris Auth, "22-nm Fully-Depleted Tri-Gate CMOS Transistors," IEEE. CICC, Sept 2012.
|
9 |
Synopsys Sentaurus Device User Guide Ver.E-2010.12.
|
10 |
C. Enz and Y. Cheng, "MOS Transistor modeling for RF IC Design," IEEE Trans. Solid-State Circuits, vol. 35, no. 2, pp. 186-201, Feb 2000.
DOI
ScienceOn
|
11 |
Y. Cheng, and M. Matloubian, "High Frequency Characterization of Gate Resistance in RF MOSFETs," IEEE Electron Devices. Letters, vol. 22, no. 2, pp. 98-100, Feb. 2001.
DOI
ScienceOn
|
12 |
In-Man Kang, "Analyses for RF parameters of Tunneling FETs," Journal of the Institute of Electronics Engineers of Korea, vol. 49, no. 4, pp. 143-147, April, 2012.
|
13 |
Dick James, "Intel Ivy Bridge Unveiled-The First Commercial Tri-Gate, High-k, Metal-Gate CPU." IEEE. CICC, Sept 2012.
|