• Title/Summary/Keyword: 장벽함수

Search Result 55, Processing Time 0.037 seconds

비평형 그린함수 방법을 이용한 저유전-고유전-게이트-스택 구조에서의 터널링 장벽 제어

  • Choe, Ho-Won;Jeong, Ju-Yeong
    • Proceeding of EDISON Challenge
    • /
    • 2013.04a
    • /
    • pp.217-220
    • /
    • 2013
  • 기존 플래시 메모리의 물리적 한계를 극복하여 저전압, 저전력 비휘발성 메모리 소자를 얻기 위해서는 터널링 장벽 제어가 필수적이며, 저유전체와 고유전체를 적층한 VARIOT 구조는 터널링 장벽 제어에 매우 효과적이다. 우리는 비평형 그린함수 방법을 이용하여 전자 수송을 계산함으로써, VARIOT 구조가 기존의 단일 유전층 구조에 비해 비휘발성 메모리 관점에서 얼마나 향상되었는지를 분석하고, 터널링 장벽 제어에 있어 고유전체가 가져야 할 가장 유리한 조건을 찾아내었다. 또한 유효질량이 에너지 장벽(유전층)의 전계 민감도와 거의 무관함을 보임으로서 시뮬레이션 결과가 합리적임을 증명하였다.

  • PDF

Analysis of Drain Induced Barrier Lowering of Asymmetric Double Gate MOSFET for Channel Doping Profile (비대칭 DGMOSFET의 채널도핑분포함수에 따른 드레인 유도 장벽 감소현상 분석)

  • Jung, Hakkee
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2015.10a
    • /
    • pp.863-865
    • /
    • 2015
  • 본 연구에서는 비대칭 이중게이트 MOSFET의 채널 내 도핑농도분포에 대한 드레인유도장벽감소(Drain Induced Barrier Lowering; DIBL)에 대하여 분석하고자한다. DIBL은 드레인 전압에 의하여 소스 측 전위장벽이 낮아지는 효과로서 중요한 단채널 효과이다. 이를 분석하기 위하여 포아송방정식을 이용하여 해석학적 전위분포를 구하였으며 전위분포에 영향을 미치는 채널도핑농도의 분포함수변화에 대하여 DIBL을 관찰하였다. 채널길이, 채널두께, 상하단 게이트 산화막 두께, 하단 게이트 전압 등을 파라미터로 하여 DIBL을 관찰하였다. 결과적으로 DIBL은 채널도핑농도분포함수의 변수인 이온주입범위 및 분포편차에 변화를 나타냈다. 특히 두 변수에 대한 DIBL의 변화는 최대채널도핑농도가 $10^{18}/cm^3$ 정도로 고도핑 되었을 경우 더욱 현저히 나타나고 있었다. 채널길이가 감소할수록 그리고 채널두께가 증가할수록 DIBL은 증가하였으며 하단 게이트 전압과 상하단 게이트 산화막 두께가 증가할수록 DIBL은 증가하였다.

  • PDF

Analysis of Drain Induced Barrier Lowering for Double Gate MOSFET Using Gaussian Distribution (가우스분포를 이용한 이중게이트 MOSFET의 드레인유기장벽감소 분석)

  • Jung, Hak-Kee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.16 no.2
    • /
    • pp.325-330
    • /
    • 2012
  • In this paper, drain induced barrier lowering(DIBL) has been analyzed as one of short channel effects occurred in double gate(DG) MOSFET to be next-generation devices. Since Gaussian function been used as carrier distribution for solving Poisson's equation to obtain analytical solution of potential distribution, we expect our results using this model agree with experimental results. DIBL has been investigated according to projected range and standard projected deviation as variables of Gaussian function, and channel structure and channel doping intensity as device parameter. Since the validity of this analytical potential distribution model derived from Poisson's equation has already been proved in previous papers, DIBL has been analyzed using this model. Resultly, DIBL has been greatly changed for channel structure and doping concentration.

Analysis of Drain Induced Barrier Lowering for Double Gate MOSFET According to Channel Doping Concentration (채널도핑강도에 대한 이중게이트 MOSFET의 DIBL분석)

  • Jung, Hak-Kee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.16 no.3
    • /
    • pp.579-584
    • /
    • 2012
  • In this paper, drain induced barrier lowering(DIBL) has been analyzed as one of short channel effects occurred in double gate(DG) MOSFET. The DIBL is very important short channel effects as phenomenon that barrier height becomes lower since drain voltage influences on potential barrier of source in short channel. The analytical potential distribution of Poisson equation, validated in previous papers, has been used to analyze DIBL. Since Gaussian function been used as carrier distribution for solving Poisson's equation to obtain analytical solution of potential distribution, we expect our results using this model agree with experimental results. The change of DIBL has been investigated for device parameters such as channel thickness, oxide thickness and channel doping concentration.

Analysis of Drain Induced Barrier Lowering for Double Gate MOSFET According to Channel Doping Intensity (채널도핑강도에 대한 DGMOSFET의 DIBL분석)

  • Jung, Hak-Kee
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2011.10a
    • /
    • pp.888-891
    • /
    • 2011
  • In this paper, drain induced barrier lowering(DIBL) has been analyzed as one of short channel effects occurred in double gate(DG) MOSFET. The DIBL is very important short channel effects as phenomenon that barrier height becomes lower since drain voltage influences on potential barrier of source in short channel. The analytical potential distribution of Poisson equation, validated in previous papers, has been used to analyze DIBL. Since Gaussian function been used as carrier distribution for solving Poisson's equation to obtain analytical solution of potential distribution, we expect our results using this model agree with experimental results. The change of DIBL has been investigated for device parameters such as channel thickness, oxide thickness and channel doping intensity.

  • PDF

Ab-Initio Study of the Schottky Barrier in Two-Dimensional Lateral Heterostructures by Using Strain Engineering (인장변형에 따른 이차원 수평접합 쇼트키 장벽 제일원리 연구)

  • Hwang, Hwihyeon;Lee, Jaekwang
    • New Physics: Sae Mulli
    • /
    • v.68 no.12
    • /
    • pp.1288-1292
    • /
    • 2018
  • Using density functional theory calculations, we study the Schottky barrier (SB) change in a two-dimensional (2D) lateral heterostructure consisting of semiconducting $2H-MoS_2$ and the ferromagnetic metal $2H-VS_2$ by applying a uniaxial tensile strain from 0% to 10%. We find that the SB for holes is much smaller than that for electrons and that SB height decreases monotonically under increasing tensile strain. In particular, we find that a critical strain where the spin-up SB for holes is abruptly reduced to zero exists near a strain of 8%, implying that only the spin-up holes are allowed to flow through the $MoS_2-VS_2$ lateral heterostructure. Our results provide fundamental information and can be utilized to guide the design of 2D lateral heterostructure-based novel rectifying devices by using strain engineering.

A Study on Primal-Dual Interior-Point Method (PRIMAL-DUAL 내부점법에 관한 연구)

  • Seung-Won An
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.28 no.5
    • /
    • pp.801-810
    • /
    • 2004
  • The Primal-Dual Interior-Point (PDIP) method is currently one of the fastest emerging topics in optimization. This method has become an effective solution algorithm for large scale nonlinear optimization problems. such as the electric Optimal Power Flow (OPF) and natural gas and electricity OPF. This study describes major theoretical developments of the PDIP method as well as practical issues related to implementation of the method. A simple quadratic problem with linear equality and inequality constraints

Analysis of Drain Induced Barrier Lowering for Double Gate MOSFET Using Gaussian Distribution (가우스분포를 이용한 이중게이트 MOSFET의 드레인유기장벽감소분석)

  • Jung, Hak-Kee;Han, Ji-Hyung;Jeong, Dong-Soo;Lee, Jong-In;Kwon, Oh-Shin
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2011.10a
    • /
    • pp.878-881
    • /
    • 2011
  • In this paper, drain induced barrier lowering(DIBL) has been analyzed as one of short channel effects occurred in double gate(DG) MOSFET to be next-generation devices. Since Gaussian function been used as carrier distribution for solving Poisson's equation to obtain analytical solution of potential distribution, we expect our results using this model agree with experimental results. DIBL has been investigated according to projected range and standard projected deviation as variables of Gaussian function, and channel thickness and channel doping intensity as device parameter. Since the validity of this analytical potential distribution model derived from Poisson's equation has already been proved in previous papers, DIBL has been analyzed using this model.

  • PDF

Characteristics of metal contact for silicon solar cells (실리콘 태양전지의 금속전극 특성)

  • Cho, Eun-Chel;Kim, Dong-Seop;Min, Yo-Sep;Cho, Young-Hyun;Ebong, A.U.;Lee, Soo-Hong
    • Solar Energy
    • /
    • v.17 no.1
    • /
    • pp.59-66
    • /
    • 1997
  • The solar cell electrical output parameters such as the open circuit voltage($V_{oc}$) and short circuit current density($V_{sc}$) are intrinsic characteristics depending on junction depth, doping concentration, metal contacts barriers and cell structure. As a role of thumb for solar cell design, the metal contact barriers for phosphorus doped emitter should have lower work function in order to provide lower series resistance. The fabrication of PESC(passivated emitter solar cell) structure usually involves the use of titanium as a metal contact barrier. Chromium, which work function is similar to titanium but conductance is higher than titanium is being investigated as the new metal contact barrier. Although titanium has lower work function difference than chromium, the electric performances of chromium as contact barrier are higher than titanium. This better performance is attributed to the lower resistivity from chromium. This paper, therefore, compares the attributes of metal barrier contacts using titanium and chromium.

  • PDF

Fabrication and electrical properties of InGaAs/InP reaonant tunneling diode (InGaAs/InP 송명 터널다이오드의 제작과 전기적 특성)

  • 유병수;이우선
    • Electrical & Electronic Materials
    • /
    • v.6 no.4
    • /
    • pp.324-328
    • /
    • 1993
  • 본 논문에서는 전자파 디바이스의 고속화를 위해서 OMVPE를 이용하여 InGaAs/InP공명 터널 다이오드를 제작하고 전기적특성을 연구하였다. 공명 터널 다이오드의 전압-전류특성, 장벽폭에 따른 P/V비와 RTD의 양자 우물 효과가 연구되었는데 P/V비는 장벽폭이 증가함에 따라서 지수함수적인 감소를 보였다.

  • PDF