• Title/Summary/Keyword: 위상잠금

Search Result 60, Processing Time 0.028 seconds

Design and Implementation of the Surrogate Transaction Manager for Mobile GIS (모바일 GIS를 위한 대리 트랜잭션 관리자의 설계 및 구현)

  • 반재훈;문선희;김동현;홍봉희
    • Journal of KIISE:Databases
    • /
    • v.30 no.4
    • /
    • pp.397-407
    • /
    • 2003
  • Transactions of updating spatial dta with mobile clients are log transactions because a user disconnected from a server surveys real features and updates them. In this environment, it is appropriate to exploit the optimistic approach based on the validation test in order to control the concurrency of transactions. On the contrary, the pessimistic concurrency control scheme makes transactions wait for a long time due to the lock. In this paper, we propose the surrogate transaction model and implement its manager for the S-S-M(Server-Surrogate PC-Mobile Client) structure which is appropriate for updating spatial data in mobile environments. In the S-S-M structure, the mobile client communicates with the server by the surrogate PC. We extend the validation condition in consideration of spatial relationships between spatial objects in this model. We also present the commit protocol where the user of a surrogate PC adjusts objects of the conflicted surrogate transaction to minimize costs for the abortion of the transaction.

A $2{\sim}6GHz$ Wide-band CMOS Frequency Synthesizer With Single LC-tank VCO (싱글 LC-탱크 전압제어발진기를 갖는 $2{\sim}6GHz$의 광대역 CMOS 주파수 합성기)

  • Jeong, Chan-Young;Yoo, Chang-Sik
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.9
    • /
    • pp.74-80
    • /
    • 2009
  • This paper describes a $2{\sim}6GHz$ CMOS frequency synthesizer that employs only one LC-tank voltage controlled oscillator (VCO). For wide-band operation, optimized LO signal generator is used. The LC-tank VCO oscillating in $6{\sim}8GHz$ provides the required LO frequency by dividing and mixing the VCO output clocks appropriately. The frequency synthesizer is based on a fractional-N phase locked loop (PLL) employing third-order 1-1-1 MASH type sigma-delta modulator. Implemented in a $0.18{\mu}m$ CMOS technology, the frequency synthesizer occupies the area of $0.92mm^2$ with of-chip loop filter and consumes 36mW from a 1.8V supply. The PLL is completed in less than $8{\mu}s$. The phase noise is -110dBC/Hz at 1MHz offset from the carrier.

Simulation of Woody Leaf Netted Venation Based on Optimization Technique (최적화기법에 의한 나뭇잎 그물맥 시뮬레이션)

  • Chen, Lei;Li, Weizheng;Jang, Gang Won;Baek, Tae Hyun
    • Transactions of the Korean Society of Mechanical Engineers B
    • /
    • v.37 no.4
    • /
    • pp.323-329
    • /
    • 2013
  • This study attempts to simulate the structure of a woody leaf netted venation system by using topology optimization techniques. Based on finite element method (FEM) analysis of an incompressible fluid, a topology optimal design is applied to those woody leaf netted venation models. To solve the transverse shear locking problem of a thin plate caused by the Mindlin-Reissner plate model where a leaf netted venation is assumed to be a thin plate, a P1-nonconforming element and selective reduced integration are employed. Topology optimal design is applied to multiple physical domains. Combined with the Darcy-Stokes flow problems and extended to the optimal design of fluid channels, the multiple physical models of the flow system are analyzed and venation patterns of leafs are simulated. The calculated optimal shapes are compared with the natural shapes of woody leaf venation patterns. This interdisciplinary approach may improve our understanding of the leaf venation system.

Study on the Qualitative Defects Detection in Composites by Optical Infrared Thermography (적외선 열화상 기술을 이용한 복합재료의 결함 검출 정량화 연구)

  • Park, Hee-Sang;Choi, Man-Yong;Park, Jeong-Hak;Kim, Won-Tae;Choi, Won-Jong
    • Journal of the Korean Society for Nondestructive Testing
    • /
    • v.31 no.2
    • /
    • pp.150-156
    • /
    • 2011
  • In this paper, infrared thermography measurement technique has been used to develop standard measurement technique for nondestructive testing of composite materials which is widely used in aerospace industries. To increase the defect detection rate, the related experiment used the lock-in IR-thermographiy method. Therefore it is of considerable interest in the field of non-destructive testing for fast discontinuity detection by using ultrasonic lock-in infrared thermography. The result also shows that as the investigation period of light source is lengthened according to the thickness of specimen, the possibility of detecting defects gets higher as well. However, the reason why the result values were not favorable when less than 50 mHz of light source was provided is because it was difficult to detect defects as the defect parts became a state of thermal equilibrium in general when thermal diffusivity affects the entire materials.

Quantitative Defects Detection in Wind Turbine Blade Using Optical Infrared Thermography (광 적외선열화상을 이용한 풍력 블레이드의 결함 크기 정량화 연구)

  • Kwon, Koo-Ahn;Choi, Man-Yong;Park, Hee-Sang;Park, Jeong-Hak;Huh, Yong-Hak;Choi, Won Jae
    • Journal of the Korean Society for Nondestructive Testing
    • /
    • v.35 no.1
    • /
    • pp.25-30
    • /
    • 2015
  • A wind turbine blade is an important component in wind-power generation, and is generally exposed to harsh environmental conditions. Ultrasonic inspection is mainly used to inspect such blades, but it has been difficult to quantify defect sizes in complicated composite structures. Recently, active infrared thermography has been widely studied for inspecting composite structures, in which thermal energy is applied to an object, and an infrared camera detects the energy emitted from it. In this paper, a calibration method for active optical lock-in thermography is proposed to quantify the size. Inclusion, debonding and wrinkle defects, created in a wind blade for 100 kW wind power generation, were all successfully detected using this method. In particular, a ${\phi}50.0mm$ debonding defect was sized with 98.0% accuracy.

A ×49 Frequency Multiplier Based on a Ring Oscillator and a 7-Push Multiplier (링 발진기와 7-푸쉬 체배기 기반의 ×49 주파수 체배기)

  • Song, Jae-Hoon;Kim, Byung-Sung;Nam, Sangwook
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.26 no.12
    • /
    • pp.1108-1111
    • /
    • 2015
  • In this paper, a ${\times}49$ frequency multiplier based on a ring oscillator and a multi-push multiplier is presented. The proposed ${\times}49$ frequency multiplier consists of two ${\times}7$ frequency multipliers and these multiplier is connected by injection-locking technique. Each ${\times}7$ frequency multiplier consists of a ring oscillator with 14-phase output signal and 7-push frequency multiplier requiring 14-phase input. The proposed ${\times}49$ frequency multiplier provides 2.78~2.83 GHz output signal with 56.7~57.7 MHz input signal. This operation frequency is defined that the output power difference between the carrier and the spur is above 10 dB. The proposed chip consumes 13.93 mW.

A Low Jitter Delay-Locked Loop for Local Clock Skew Compensation (로컬 클록 스큐 보상을 위한 낮은 지터 성능의 지연 고정 루프)

  • Jung, Chae-Young;Lee, Won-Young
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.14 no.2
    • /
    • pp.309-316
    • /
    • 2019
  • In this paper, a low-jitter delay-locked loop that compensates for local clock skew is presented. The proposed DLL consists of a phase splitter, a phase detector(PD), a charge pump, a bias generator, a voltage-controlled delay line(VCDL), and a level converter. The VCDL uses self-biased delay cells using current mode logic(CML) to have insensitive characteristics to temperature and supply noises. The phase splitter generates two reference clocks which are used as the differential inputs of the VCDL. The PD uses the only single clock from the phase splitter because the PD in the proposed circuit uses CMOS logic that consumes less power compared to CML. Therefore, the output of the VCDL is also converted to the rail-to-rail signal by the level converter for the PD as well as the local clock distribution circuit. The proposed circuit has been designed with a $0.13-{\mu}m$ CMOS process. A global CLK with a frequency of 1-GHz is externally applied to the circuit. As a result, after about 19 cycles, the proposed DLL is locked at a point that the control voltage is 597.83mV with the jitter of 1.05ps.

Developement of Electrical Load Testing System Implemented with Power Regenerative Function (회생전력 기능을 갖는 전기부하시험장치 개발)

  • Do, Wang-Lok;Chai, Yong-Yoong
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.11 no.2
    • /
    • pp.179-184
    • /
    • 2016
  • The electrical load testing system developed from this study was designed to control rated-capacity-testing or variable-load-testing in an active and precise manner and save electric energy during testing, and also to convert the saved electric energy through the electrical load testing system to grid line. As for the device under testing, it was designed to be applied to not only transformer, rectifier, voltage regulator, inverter which require grid voltage source but, also applied to electric power, aerogenerator, photovoltaic, hybrid generator, battery, etc. which do not require grid voltage source. The system was designed to return the power consumed during the testing to the grid line by connecting the synchronizing pwm inverter circuit to the grid voltage source, and was also made to enable the being-tested system from disuse of approximately 93.4% energy when compared to the conventional load testing system which has used the passive resistor.

Design of 77 GHz Radar Transmitter Using 13 GHz CMOS Frequency Synthesizer and Multiplier (13 GHz CMOS 주파수 합성기와 체배기를 이용한 77 GHz 레이더 송신기 설계)

  • Song, Ui-Jong;Kang, Hyun-Sang;Choi, Kyu-Jin;Cui, Chenglin;Kim, Seong-Kyun;Kim, Byung-Sung
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.23 no.11
    • /
    • pp.1297-1306
    • /
    • 2012
  • This work presents a 77 GHz radar transmitter for the automotive radar system. An integrated 13 GHz frequency synthesizer fabricated using 130 nm RF CMOS process drives a commercial W-band compound semiconductor monolithic multifunction amplifier(MPA), which includes a frequency multiplier by six to generate 77 GHz transmitting signal. The 13 GHz frequency synthesizer includes a high efficiency injection buffer of 4 dBm output power to drive the MPA. The output power of 77 GHz radar transmitter is higher than 13.99 dBm and the magnitude of the reference spur relative to the carrier is -36.45 dBc. The phase noise is -81 dBc/Hz at 1 MHz offset frequency from the carrier.

Concrete Crack Detection Inside Finishing Materials Using Lock-in Thermography (위상 잠금 열화상 기법을 이용한 콘크리트 마감재 내부 균열 검출)

  • Myung-Hun Lee;Ukyong Woo;Hajin Choi;Jong-Chan Kim
    • Journal of the Korea institute for structural maintenance and inspection
    • /
    • v.27 no.6
    • /
    • pp.30-38
    • /
    • 2023
  • As the number of old buildings subject to safety inspection increases, the burden on designated institutions and management entities that are responsible for safety management is increasing. Accordingly, when selecting buildings subject to safety inspection, appropriate safety inspection standards and appropriate technology are essential. The current safety inspection standards for old buildings give low scores when it is difficult to confirm damage such as cracks in structural members due to finishing materials. This causes the evaluation results to be underestimated regardless of the actual safety status of the structure, resulting in an increase in the number of aging buildings subject to safety inspection. Accordingly, this study proposed a thermal imaging technique, a non-destructive and non-contact inspection, to detect cracks inside finishing materials. A concrete specimen was produced to observe cracks inside the finishing material using a thermal imaging camera, and thermal image data was measured by exciting a heat source on the concrete surface and cracked area. As a result of the measurement, it was confirmed that it was possible to observe cracks inside the finishing material with a width of 0.3mm, 0.5mm, and 0.7mm, but it was difficult to determine the cracks due to uneven temperature distribution due to surface peeling and peeling of the wallpaper. Accordingly, as a result of performing data analysis by deriving the amplitude and phase difference of the thermal image data, clear crack measurement was possible for 0.5mm and 0.7mm cracks. Based on this study, we hope to increase the efficiency of field application and analysis through the development of technology using big data-based deep learning in the diagnosis of internal crack damage in finishing materials.