Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A $2{\sim}6GHz$ Wide-band CMOS Frequency Synthesizer With Single LC-tank VCO

싱글 LC-탱크 전압제어발진기를 갖는 $2{\sim}6GHz$의 광대역 CMOS 주파수 합성기

  • Jeong, Chan-Young (Department of Electronics and Computer Engineering, Hanyang University) ;
  • Yoo, Chang-Sik (Department of Electronics and Computer Engineering, Hanyang University)
  • 정찬영 (한양대학교 전자통신컴퓨터공학부) ;
  • 유창식 (한양대학교 전자통신컴퓨터공학부)
  • Published : 2009.09.25
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes a $2{\sim}6GHz$ CMOS frequency synthesizer that employs only one LC-tank voltage controlled oscillator (VCO). For wide-band operation, optimized LO signal generator is used. The LC-tank VCO oscillating in $6{\sim}8GHz$ provides the required LO frequency by dividing and mixing the VCO output clocks appropriately. The frequency synthesizer is based on a fractional-N phase locked loop (PLL) employing third-order 1-1-1 MASH type sigma-delta modulator. Implemented in a $0.18{\mu}m$ CMOS technology, the frequency synthesizer occupies the area of $0.92mm^2$ with of-chip loop filter and consumes 36mW from a 1.8V supply. The PLL is completed in less than $8{\mu}s$. The phase noise is -110dBC/Hz at 1MHz offset from the carrier.

본 논문은 싱글의 LC-탱크 전압제어발진기(VCO)를 사용한 $2{\sim}6GHz$의 CMOS 주파수 합성기에 관하여 기술하였다. 광대역에서 동작하는 주파수 합성기 설계를 위해 최적화된 로컬발진기(LO) 신호 발생기를 사용하였다. LO 신호 발생기는 LC-탱크 VCO와 이 신호를 분주하고 혼합하는 방법으로 광대역의 주파수에서 동작하도륵 구현하였다. 주파수 합성기는 3차 1-1-1 MASH 타입의 시그마-델타 모듈레이터(SDM)를 사용한 소수 분주 위상잠금루프(PLL)에 기초로 설계되었다. 제안한 주파수 합성기는 $0.18{\mu}m$ CMOS 공정기술을 사용하여 설계하였고, off-chip 루프 필터를 가지고 $0.92mm^2$의 칩 면적을 차지하며, 1.8V 전원에서 36mW 이하의 전력을 소모한다. PLL은 $8{\mu}s$보다 적은 시간에서 록킹을 완료한다. 위상 잡음은 중심 주파수 신호로부터 1MHz 오프셋에서 -110dBc/Hz보다 작다.

Keywords

References

  1. Iason Vassiliou et al, "A single-chip digitally calibrated. S.1S-S.825-GHz 0.18-mm CMOS transceiver for 802.11a wireless. LAN", IEEE J Solid-State Circuits, vol.38, pp.2221-2231, Dec. 2003 https://doi.org/10.1109/JSSC.2003.819086
  2. Chen T M, Chiu Y M, Wang C C, et al., "A low-power fullband 802. 11a/b/g WLAN transceiver with on-chip PA." IEEE J Solid-State Circuits, vol.42, no.2, pp. 983-991, Feb. 2007 https://doi.org/10.1109/JSSC.2007.894303
  3. Molnar et al., "A Single Chip Quad Band (850/900/. 1800/1900MHz) Direct-Conversion GSM/GPRS RF transceiver with Integrated VCOs and Fractional-N. Synthesizer," IEEE J Solid-State Circuits, vol. 37, no. 12, pp 1710-1720, Dec. 2002 https://doi.org/10.1109/JSSC.2002.804356
  4. P. Zhang et al., "A Single-Chip Dual-Band Direct-Conversion IEEE. 802.11a/b/g WLAN Transceiver in 0.18-um CMOS," IEEE J Solid-State Circuits, vol. 40, no. 9, pp. 1932-1939, Sep. 2005 https://doi.org/10.1109/JSSC.2005.848182
  5. A. Koukab, Y. Lei, and M. Declercq "A GSM-GPRS / UMTS FDD-TDD / WLAN 802.11 a-b-g Multi-Standard Carrier Generation System," IEEE J Solid-State Circuits, vol. 41, no. 7, Jul. 2000 https://doi.org/10.1109/JSSC.2006.873928
  6. T.-H. Lin, W. J. Kaiser, " A 9OO-MHz 2.S-mA CMOS frequency synthesizer with an automatic SC tuning loop," IEEE J Solid-State Circuits, vol. 36, pp. 424-431, March 2001 https://doi.org/10.1109/4.910481
  7. A. Aktas, and M. lsmail, "CMOS PLL calibration techniques," IEEE Circuits and Devices Magazine, vol. 20, no. 5, pp. 6-11, Sep./Oct. 2004 https://doi.org/10.1109/MCD.2004.1343243
  8. William B. Wilson, Un-Ku Moon, Kadaba R. Lakshmikurnar, Ling Dai, "A CMOS self-calibrating frequency synthesizer," IEEE J Solid-State Circuits, vol. 35, no. 10, pp. 1437-1444, Oct 2000 https://doi.org/10.1109/4.871320
  9. Chan-Young Jeong. Dong-ho Choi, Changsik Yoo, "A fast automatic frequency calibration (APC) scheme for phase-lock loop(PLL) frequency synthesizer," IEEE Radio Frequency Integrated Circuits Symp., 2009
  10. Stefano Pellerano et. al, "A dual-band frequency syntehsizer for 802.11a/b/g with fractional-spur averaging technique," IEEE International Solid-State Circuits Conference, pp. 104-105, 2005 https://doi.org/10.1109/ISSCC.2005.1493890
  11. T. Maeda et al., "A low-power dual-band triple-mode WLAN CMOS transceiver," IEEE J Solid State Circuits, vol. 41, no. 11, pp. 2481-2490, Nov. 2006 https://doi.org/10.1109/JSSC.2006.883323