1 |
P. Zhang et al., "A Single-Chip Dual-Band Direct-Conversion IEEE. 802.11a/b/g WLAN Transceiver in 0.18-um CMOS," IEEE J Solid-State Circuits, vol. 40, no. 9, pp. 1932-1939, Sep. 2005
DOI
ScienceOn
|
2 |
Chan-Young Jeong. Dong-ho Choi, Changsik Yoo, "A fast automatic frequency calibration (APC) scheme for phase-lock loop(PLL) frequency synthesizer," IEEE Radio Frequency Integrated Circuits Symp., 2009
|
3 |
Stefano Pellerano et. al, "A dual-band frequency syntehsizer for 802.11a/b/g with fractional-spur averaging technique," IEEE International Solid-State Circuits Conference, pp. 104-105, 2005
DOI
|
4 |
T. Maeda et al., "A low-power dual-band triple-mode WLAN CMOS transceiver," IEEE J Solid State Circuits, vol. 41, no. 11, pp. 2481-2490, Nov. 2006
DOI
ScienceOn
|
5 |
Molnar et al., "A Single Chip Quad Band (850/900/. 1800/1900MHz) Direct-Conversion GSM/GPRS RF transceiver with Integrated VCOs and Fractional-N. Synthesizer," IEEE J Solid-State Circuits, vol. 37, no. 12, pp 1710-1720, Dec. 2002
DOI
ScienceOn
|
6 |
William B. Wilson, Un-Ku Moon, Kadaba R. Lakshmikurnar, Ling Dai, "A CMOS self-calibrating frequency synthesizer," IEEE J Solid-State Circuits, vol. 35, no. 10, pp. 1437-1444, Oct 2000
DOI
ScienceOn
|
7 |
Chen T M, Chiu Y M, Wang C C, et al., "A low-power fullband 802. 11a/b/g WLAN transceiver with on-chip PA." IEEE J Solid-State Circuits, vol.42, no.2, pp. 983-991, Feb. 2007
DOI
ScienceOn
|
8 |
A. Aktas, and M. lsmail, "CMOS PLL calibration techniques," IEEE Circuits and Devices Magazine, vol. 20, no. 5, pp. 6-11, Sep./Oct. 2004
DOI
ScienceOn
|
9 |
A. Koukab, Y. Lei, and M. Declercq "A GSM-GPRS / UMTS FDD-TDD / WLAN 802.11 a-b-g Multi-Standard Carrier Generation System," IEEE J Solid-State Circuits, vol. 41, no. 7, Jul. 2000
DOI
ScienceOn
|
10 |
Iason Vassiliou et al, "A single-chip digitally calibrated. S.1S-S.825-GHz 0.18-mm CMOS transceiver for 802.11a wireless. LAN", IEEE J Solid-State Circuits, vol.38, pp.2221-2231, Dec. 2003
DOI
ScienceOn
|
11 |
T.-H. Lin, W. J. Kaiser, " A 9OO-MHz 2.S-mA CMOS frequency synthesizer with an automatic SC tuning loop," IEEE J Solid-State Circuits, vol. 36, pp. 424-431, March 2001
DOI
ScienceOn
|