Browse > Article

A $2{\sim}6GHz$ Wide-band CMOS Frequency Synthesizer With Single LC-tank VCO  

Jeong, Chan-Young (Department of Electronics and Computer Engineering, Hanyang University)
Yoo, Chang-Sik (Department of Electronics and Computer Engineering, Hanyang University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.46, no.9, 2009 , pp. 74-80 More about this Journal
Abstract
This paper describes a $2{\sim}6GHz$ CMOS frequency synthesizer that employs only one LC-tank voltage controlled oscillator (VCO). For wide-band operation, optimized LO signal generator is used. The LC-tank VCO oscillating in $6{\sim}8GHz$ provides the required LO frequency by dividing and mixing the VCO output clocks appropriately. The frequency synthesizer is based on a fractional-N phase locked loop (PLL) employing third-order 1-1-1 MASH type sigma-delta modulator. Implemented in a $0.18{\mu}m$ CMOS technology, the frequency synthesizer occupies the area of $0.92mm^2$ with of-chip loop filter and consumes 36mW from a 1.8V supply. The PLL is completed in less than $8{\mu}s$. The phase noise is -110dBC/Hz at 1MHz offset from the carrier.
Keywords
VCO; AFC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 P. Zhang et al., "A Single-Chip Dual-Band Direct-Conversion IEEE. 802.11a/b/g WLAN Transceiver in 0.18-um CMOS," IEEE J Solid-State Circuits, vol. 40, no. 9, pp. 1932-1939, Sep. 2005   DOI   ScienceOn
2 Chan-Young Jeong. Dong-ho Choi, Changsik Yoo, "A fast automatic frequency calibration (APC) scheme for phase-lock loop(PLL) frequency synthesizer," IEEE Radio Frequency Integrated Circuits Symp., 2009
3 Stefano Pellerano et. al, "A dual-band frequency syntehsizer for 802.11a/b/g with fractional-spur averaging technique," IEEE International Solid-State Circuits Conference, pp. 104-105, 2005   DOI
4 T. Maeda et al., "A low-power dual-band triple-mode WLAN CMOS transceiver," IEEE J Solid State Circuits, vol. 41, no. 11, pp. 2481-2490, Nov. 2006   DOI   ScienceOn
5 Molnar et al., "A Single Chip Quad Band (850/900/. 1800/1900MHz) Direct-Conversion GSM/GPRS RF transceiver with Integrated VCOs and Fractional-N. Synthesizer," IEEE J Solid-State Circuits, vol. 37, no. 12, pp 1710-1720, Dec. 2002   DOI   ScienceOn
6 William B. Wilson, Un-Ku Moon, Kadaba R. Lakshmikurnar, Ling Dai, "A CMOS self-calibrating frequency synthesizer," IEEE J Solid-State Circuits, vol. 35, no. 10, pp. 1437-1444, Oct 2000   DOI   ScienceOn
7 Chen T M, Chiu Y M, Wang C C, et al., "A low-power fullband 802. 11a/b/g WLAN transceiver with on-chip PA." IEEE J Solid-State Circuits, vol.42, no.2, pp. 983-991, Feb. 2007   DOI   ScienceOn
8 A. Aktas, and M. lsmail, "CMOS PLL calibration techniques," IEEE Circuits and Devices Magazine, vol. 20, no. 5, pp. 6-11, Sep./Oct. 2004   DOI   ScienceOn
9 A. Koukab, Y. Lei, and M. Declercq "A GSM-GPRS / UMTS FDD-TDD / WLAN 802.11 a-b-g Multi-Standard Carrier Generation System," IEEE J Solid-State Circuits, vol. 41, no. 7, Jul. 2000   DOI   ScienceOn
10 Iason Vassiliou et al, "A single-chip digitally calibrated. S.1S-S.825-GHz 0.18-mm CMOS transceiver for 802.11a wireless. LAN", IEEE J Solid-State Circuits, vol.38, pp.2221-2231, Dec. 2003   DOI   ScienceOn
11 T.-H. Lin, W. J. Kaiser, " A 9OO-MHz 2.S-mA CMOS frequency synthesizer with an automatic SC tuning loop," IEEE J Solid-State Circuits, vol. 36, pp. 424-431, March 2001   DOI   ScienceOn