• Title/Summary/Keyword: 웨이퍼 온도

Search Result 255, Processing Time 0.026 seconds

Temperature Monitoring of Silicon Wafei Surface Exposed to Plasma Discharge

  • Im, Yeong-Dae;Lee, Seung-Hwan;Yu, Won-Jong
    • Proceedings of the Korean Institute of Surface Engineering Conference
    • /
    • 2009.05a
    • /
    • pp.246-246
    • /
    • 2009
  • 유도결합형 플라즈마(ICP) 식각장비 챔버 내부에서 플라즈마에서 노출된 실리콘 웨이퍼의 표면 온도변화를 측정하였다. 플라즈마를 방전할 때 식각 공정변수, 예를 들어 Bias power, ICP power 증가에 따른 실리콘 웨이퍼 표면 온도가 증가하는 현상을 관찰할 수 있었으며 이를 바탕으로 식각되는 실리콘의 표면온도와 플라즈마 내 입자거동 간의 관계를 조사하였다.

  • PDF

고속 열처리 공정기(RTP)의 개요와 연구 동향

  • 도현민;최진영
    • ICROS
    • /
    • v.4 no.4
    • /
    • pp.25-30
    • /
    • 1998
  • 본 고에서는 반도체 생산 장비의 하나인 고속 열처리 공정기를 소개하고, 현재의 기술 동향과 그에 따른 기술발전의 추이를 논의 하였다. 고속 열처리 공정기는 단일 웨이퍼 가공기로서 각각의 웨이퍼가 동일한 환경하에서 가공될 수 있다는 장점 때문에 앞으로 웨이퍼가 대형화되고 다품종 소량생산이 요구되면서 더욱더 주목받게 되고 또한 반도체 생산에 있어서 핵심이 될 장비이다. 따라서 현재 고속 열처리 공정기를 실제 현장에서 널리 사용하지 못하고 있는 큰 이유 중의 하나인 웨이퍼의 온도 균일성 문제를 해결하는 것이 현 시점에서 매우 중요하다. 그리고 여러 챔버를 연결하여 다양한 작업을 일괄적으로 처리할 수 있는 다 챔버 과정으로의 발전도 필요하다고 할 수 있다. 반도체 생산장비의 대다수를 수입에 의존하고 있는 국내 현실을 고려할 때 반도체 생산기술의 국산화는 매우 중요하다. 따라서 차세대 반도체 생산장비로 주목받고 있는 고속 열처리 공정기의 생산기술을 국산화하는 것은 그 의미가 크다고 할 수 있다. 이를 위하여 산업계와 학계의 지속적인 관심과 좋은 연구결과를 기대한다.

  • PDF

유도결합플라즈마 식각 장비에서 안테나와 웨이퍼간 거리 차에 따른 플라즈마 변화 연구

  • Jo, Tae-Hun;Yun, Myeong-Su;Son, Chan-Hui;Gang, Jeong-Uk;Kim, Dong-Jin;Choe, Jang-Hun;Nam, Chang-Gil;Jeon, Bu-Il;Jo, Gwang-Seop;Gwon, Gi-Cheong
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2011.02a
    • /
    • pp.290-290
    • /
    • 2011
  • 유도결합플라즈마 장비의 공정에서 안테나의 역할은 매우 중요하다. 유도결합플라즈마의 식각 공정에서도 충분한 식각과 균등한 식각 결과를 얻기 위해 안테나의 역할은 중요한 요인 중 하나이다. 안테나와 공정 웨이퍼간의 거리에 따라 발생하는 플라즈마 밀도나 전자 온도 등이 변화하고 그에 따른 식각정도나 균등성도 달라진다. 본 연구에서는 플라즈마 특성 변화를 관찰하기 위해 기존 유도결합플라즈마 식각 장비의 안테나와 웨이퍼간 거리와 내부 안테나를 웨이퍼와 가깝게 하였을 때의 플라즈마 밀도, 안테나의 전류와 식각률 등을 측정하였다.

  • PDF

Thermal Damage Characterization of Silicon Wafer Subjected to CW Laser Beam (CW 레이저 조사에 의한 실리콘 웨이퍼의 손상 평가)

  • Choi, Sung-Ho;Kim, Chung-Seok;Jhang, Kyung-Young;Shin, Wan-Soon
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.36 no.10
    • /
    • pp.1241-1248
    • /
    • 2012
  • The objective of this study is to evaluate the thermal damage characterization of a silicon wafer subjected to a CW laser beam. The variation in temperature and stress during laser beam irradiation has been predicted using a three-dimensional numerical model. The simulation results indicate that the specimen might crack when a 93-$W/cm^2$ laser beam is irradiated on the silicon wafer, and surface melting can occur when a 186-$W/cm^2$ laser beam is irradiated on the silicon wafer. In experiments, straight cracks in the [110] direction were observed for a laser irradiance exceeding 102 $W/cm^2$. Furthermore, surface melting was observed for a laser irradiance exceeding 140 $W/cm^2$. The irradiance for surface melting is less than that in the simulation results because multiple reflections and absorption of the laser beam might occur on the surface cracks, increasing the absorbance of the laser beam.

The Effects of Cu TSV on the Thermal Conduction in 3D Stacked IC (3차원 적층 집적회로에서 구리 TSV가 열전달에 미치는 영향)

  • Ma, Junsung;Kim, Sarah Eunkyung;Kim, Sungdong
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.21 no.3
    • /
    • pp.63-66
    • /
    • 2014
  • In this study, we investigated the effects of Cu TSV on the thermal management of 3D stacked IC. Combination of backside point-heating and IR microscopic measurement of the front-side temperature showed evolution of hot spots in thin Si wafers, implying 3D stacked IC is vulnerable to thermal interference between stacked layers. Cu TSV was found to be an effective heat path, resulting in larger high temperature area in TSV wafer than bare Si wafer, and could be used as an efficient thermal via in the thermal management of 3D stacked IC.

A thermoelastic simulation on the (100) Si-wafer ((100) 실리콘 웨이퍼에 대한 열탄성모사)

  • Doo Jin Choi;Hyun Jung Woo
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.4 no.1
    • /
    • pp.71-75
    • /
    • 1994
  • In this study, a thermoelastic stress index of (100) oriented single crystalline silicon wafer and a relationship between thermal stress and critical plastic deformation temperatures were simulated. The simulated results for the thermoelastic stress index indicated a maximum value on <110> direction and a minimum on <100>. Then, it could be predicted that silicon wafer is plastically deformable over 1000 K, based on the relationship between the thermal stress derived from the thermoelastic stress index and the critical plastic deformation temperature.

  • PDF

Effects of Change of Wafer Shape through Heating on Chemical Mechanical Polishing Process (가열에 의한 웨이퍼 형상 변화가 CMP에 미치는 영향)

  • 권대희;김형재;정해도
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.20 no.1
    • /
    • pp.85-90
    • /
    • 2003
  • Removal rate and Within Wafer Non-Uniformity (WIWNU), the most critical issues in Chemical Mechanical Polish (CMP) process, are related to the pressure distribution, wafer shape, slurry flow, mechanical property of pad and etc. Among them, wafer warp generated by other various manufacturing process of wafer may induce the deviation of pressure distribution on the backside of wafer. In the convex shaped wafer the pressure onto the backside of wafer is higher than that of perfectly flat shaped wafer. Besides, such an added pressure is in proportion to the curvature of wafer. That is, the bigger the curvature of wafer becomes the higher the removal rate goes. And the WIWNU is known to be directly related to the pressure distribution on the wafer as well. In other words, the deviation of pressure distribution is in proportion to the WIWNU. In this paper, it is found that the wafer shape may be modified through heating the backside of it and thus properly changed pressure onto the backside of it may improve the WIWNU.

Development of Uniform Press for Wafer Bonder (웨이퍼 본딩 장비용 Uniform Press 개발)

  • Lee, Chang-Woo;Ha, Tae-Ho;Lee, Jae-Hak;Kim, Seung-Man;Kim, Yong-Jin;Kim, Dong-Hoon
    • Transactions of the KSME C: Technology and Education
    • /
    • v.3 no.4
    • /
    • pp.265-271
    • /
    • 2015
  • The bonding process should be achieved in vacuum environment to avoid air bubble. In this study, we studied about pressure uniformity that became an issue in thermo compression bonding usually. Uniform press is realized by the method that use air spring and metal form spring. The concept of uniform press using air spring is removed except pressing direction in the press processing so angle between the vector of pressure surface and the pressure axis is parallel automatically. Air spring compensate the errors of machining and assembly. Metal form compensate the thermal deformation and flatness error.

Statistical approach to obtain the process optimization of texturing for mono crystalline silicon solar cell: using robust design (단결정 실리콘 태양전지의 통계적 접근 방법을 이용한 texturing 공정 최적화)

  • Kim, Bumho;Kim, Hoechang;Nam, Donghun;Cho, Younghyun
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 2010.11a
    • /
    • pp.47.2-47.2
    • /
    • 2010
  • For reducing outer reflection in mono-crystalline silicon solar cell, wet texturing process has been adapted for long period of time. Nowadays mixed solution with potassium hydroxide and isopropyl alcohol is used in silicon surface texturing by most manufacturers. In the process of silicon texturing, etch rate is very critical for effective texturing. Several parameters influence the result of texturing. Most of all, temperature, process time and concentration of potassium hydroxide can be classified as important factors. In this paper, temperature, process time and concentration of potassium hydroxide were set as major parameters and 3-level test matrix was created by using robust design for the optimized condition. The process optimization in terms of lowest reflection and stable etch rate can be traced by using robust design method.

  • PDF

Wafer Level Bonding Technology for 3D Stacked IC (3D 적층 IC를 위한 웨이퍼 레벨 본딩 기술)

  • Cho, Young Hak;Kim, Sarah Eunkyung;Kim, Sungdong
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.20 no.1
    • /
    • pp.7-13
    • /
    • 2013
  • 3D stacked IC is one of the promising candidates which can keep Moore's law valid for next decades. IC can be stacked through various bonding technologies and they were reviewed in this report, for example, wafer direct bonding and atomic diffusion bonding, etc. As an effort to reduce the high temperature and pressure which were required for high bonding strength in conventional Cu-Cu thermo-compression bonding, surface activated bonding, solid liquid inter-diffusion and direct bonding interface technologies are actively being developed.