• Title/Summary/Keyword: 신호입력회로

Search Result 441, Processing Time 0.03 seconds

Output Signal Characteristics according to Input Signal Characteristics of Two Input Ports in 4-port Coupler Circuit (4단자 커플러 회로에서의 두 개 단자의 입력 신호 특성에 따른 출력 신호 특성)

  • Park, Ung-Hee
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2015.10a
    • /
    • pp.68-70
    • /
    • 2015
  • The four-port coupler circuit consists of input port, isolation port and two output ports. When it inserts a signal at the input port and the isolation port, the magnitude and phase of the output signal at two output ports are decided by the magnitude and phase of the input signal. This paper analyzes the output signal characteristic of two output ports due to the input signal magnitude and phase of two input ports using the typical 4-port coupler circuit, Branchline hybrid coupler and Ring-hybrid coupler. And, it studies about new way to use branchline hybrid coupler and ring-hybrid coupler on the basis of the this information.

  • PDF

A Novel CMOS Rail-to-Rail Input Stage Circuit with Improved Transconductance (트랜스컨덕턴스 특성을 개선한 새로운 CMOS Rail-to-Rail 입력단 회로)

  • 권오준;곽계달
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.35C no.12
    • /
    • pp.59-65
    • /
    • 1998
  • In this paper, a novel rail-to-rail input stage circuit with improved transconductance Is designed. Its excellent performances over whole common-mode input voltage Vcm range is demonstrated by circuit simulator HSPICE. The novel input stage circuit comprises additional 4 input transistors and 4 current sources/sinks. It maintains DC currents of signal amplifying transistors when one of the differential input stage circuits operates, but it reduces these currents to 1/4 when both differential input stage circuits operates, As a result, a operational amplifier with the novel circuit maintains nearly constant transconductance performance and unity-gain frequency in strong inversion region. The novel circuit allows an optimal frequency compensation and uniform operational amplifier performance over whole Vcm range.

  • PDF

The Design of a I/O Interface Circuits for the Signal Driver of the Engine Control Relays and the Output Signal Monitoring of Diesel Generator (디젤 발전기 출력 신호의 모니터링 및 엔진제어 릴레이 구동을 위한 입출력 인터페이스 회로 설계)

  • Joo, Jae-hun;Kim, Jin-ae;Choi, Jung-Keyng
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2009.05a
    • /
    • pp.547-550
    • /
    • 2009
  • This paper presents a digital based input/output interface circuit for controlling and monitoring the Diesel Engine Generator for Emergency. In order to monitor and control of the Emergency Diesel Engine Generator, controlling and monitoring circuits need 5 analog input channels, 2 pick-up coil measuring circuits, 10 digital input channels containing Broken Wire Detect function, and 7 relay control signal output channels. This system performs signal processing of input signal taking advantage of simple filter circuit, photo-coupler and comparator circuit at analog input parts, and output signals for main relay is designed acting by double control, so it prevents malfunction completely. And it improves accuracy of speed input signal by applying digital circuit that processes pick-up coil signal.

  • PDF

A Hysteresis Controllable Monolithic Comparator Circuit for the Radio Frequency Identification (RFID 히스테리시스 제어용 CMOS 비교기 IC 회로)

  • Kim, Young-Gi
    • Journal of IKEEE
    • /
    • v.15 no.3
    • /
    • pp.205-210
    • /
    • 2011
  • A novel hysteresis tunable monolithic comparator circuit based on a 0.35 ${\mu}m$ CMOS process is suggested in this paper. To tune the threshold voltage of the hysteresis in the comparator circuit, two external digital bits are used with supply voltage of 3.3V. The threshold voltage of the suggested comparator circuit is controlled by 234mV by change of 4 digital control bits in the simulation, which is a close agreement to the analytic calculation.

Suppression of the High Frequency Distortion by Adjustment of Transconductance of the Diode-Connected Transistor in the Current Mode Max Circuit for Multiple Inputs (다수 입력용 전류모드 Max 회로에서 다이오드결선 트랜지스터의 트랜스컨덕턴스 조정에 의한 고주파 왜곡 억제)

  • 이준수;손홍락;김형석
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.11
    • /
    • pp.37-44
    • /
    • 2003
  • A distortion suppression technology for employing multiple inputs in 3n+1 type current mode Max circuit is proposed using the adjustment of transconductance. If the number of input blocks of the current mode Max circuit increases, the high frequency distortion in the output signal grows. In this paper, it has been disclosed that the distortion in the multiple input Max circuit is proportional to such accumulated parasitic capacitance, to the derivative of the output signal and also to tile inverse of transconductance of the common diode-connected transistor. The proposed idea is by employing as larger transconductance of the common diode-connected transistor as possible. The effectiveness of the proposed idea has been proved through the HSPICE simulation for the current mode Max circuits with various numbers of input signals.

The Design of a I/O Circuits for Driving and Monitoring of the Diesel Generator for Emergency (비상용 디젤 발전기 구동 및 모니터링을 위한 입출력 회로 설계)

  • Joo, Jae-Hun;Kim, Jin-Ae;Choi, Jung-Keyng
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.13 no.8
    • /
    • pp.1491-1496
    • /
    • 2009
  • This paper presents an digital based input/output interface circuit for controlling and monitoring the Diesel Engine Generator for emergency. In order to monitor and control of the Emergency Diesel Engine Generator, controlling and monitoring circuits need 5 analog input channels, 2 pick-up coil measuring circuits, 10 digital input channels containing Broken Wire Detect function, and 7 relay control signal output channels. This system performs signal processing of input signal taking advantage of simple filter circuit, photo-coupler and comparator circuit at analog input parts, and output signals for main relay is designed acting by double control, so it prevents malfunction completely. And it improves accuracy of speed input signal by applying digital circuit that processes rick-up coil signal.

English Digital Signal Processing Circuit in HD Monitor using Synchronization Signal Optimization (동기신호 최적화 기법을 통한 고품위급 모니터의 디지털 신호처리회로 구현)

  • 천성렬;김익환;이호근;하영호
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.28 no.11C
    • /
    • pp.1152-1160
    • /
    • 2003
  • Start The current paper proposes an improved HD(High Definition) monitor that can support a signal input with various resolutions. Due to the inadequate performance of the built-in digital PLL(Phase-locked Loop) of an ADC(Analog to Digital Converter) and poor tolerance of ADC ICs, there are problems in the stable processing of synchronization signals with various input signals. Accordingly, the proposed synchronization signal optimization technique regenerates the horizontal synchronization signal in the vertical blanking interval based on the regularity of the synchronization signal, i.e. the timing of the falling edge signal remains constant, thereby solving the above problem and minimizing the interference of the system. As a result, the proposed system can stabilize various synchronization signals with different resolution modes.

Signal Converter for 3D Video Signal Display (3차원 영상 디스플레이를 위한 신호 변환 장치)

  • 이영훈;임승수
    • Journal of the Korea Society of Computer and Information
    • /
    • v.6 no.3
    • /
    • pp.11-16
    • /
    • 2001
  • This paper propose the methods for input systems which can save video inputs from multic in PC environment. For 3-D display the input data from 4 channels are sequentially disp turn with the speed of 4 times faster than one channels. The system consists of 4 cameras, monitor for monitoring the input process. an input processor, and a monitor which can dis data with the speed of 120f㎰. This paper also discusses the operation of the system and st requirements of the system. The circuit of the proposed system is verified using PSpice simulation.

  • PDF

Optical receiver design (광수신기 설계)

  • Han, Chang-Yong;Kim, Kyu-Chull
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2005.05a
    • /
    • pp.1641-1644
    • /
    • 2005
  • 현재의 인터넷과 같은 전자 통신망과 멀티미디어 시스템의 발달은 고속의 대용량 데이터 전송을 필요로 한다. 초고속 통신 시스템에서의 고속 데이터 전송은 주로 광섬유를 사용하는 광통신으로 이루어지고 있다. FTTH(Fiber To The Home)와 같은 광통신 시스템은 멀티미디어 커뮤니케이션을 위해 필요한 큰 데이터 전송률을 제공할 수 있기 때문에 더욱 더 중요성이 높아지고 있으며 이러한 광통신 시스템에서는 통신환경의 영향을 적게 받고 외부 조절이나 부품이 필요하지 않는 수신기 IC 의 개발이 요구되고 있다. 일반적으로 광통신 수신기에는 고속 동작에 적합한 특성을 가진 GaAs-MESFET 가 사용되고 있으나, 본 논문에서는 0.35um CMOS 2-poly 4-metal 공정을 이용하여 5Gbps 광수신기를 설계하였다. 설계된 수신기는 Preamplifier, Main amplifier, ABC 회로로 구성되어 있다. Transimpedance amplifier 형태의 Preamplifier 는 광검출기에 의해 생성된 전류 신호를 전압 신호로 변환한다. ABC 회로는 Peak_Hold 회로와 Bottom_Hold 회로로 구성되어 있다. 기존의 Peak_Hold 회로에서는 다이오드와 hold capacitor 를 이용하여 peak 값을 검출하도록 되어 있는데, 다이오드를 이용하는 경우 작은 입력 신호전압의 Peak 값을 검출하는 데 한계가 있다. 이러한 단점을 보완하고자 전류 거울형태의 Peak_Hold 회로를 설계하였다. 전류거울(current mirror)형태의 출력 신호의 duty error 를 줄이고 비트 에러율(Bit Error Rate)을 개선하는데 효과적이었다. 설계된 광수신기는 30dB 의 입력 dynamic range 와 입력 capacitance 3pF 에서 80MHz 의 대역폭을 가진다. 전력 소비량은 3.3V 전원 전압이 인가된 경우 약 150mW 정도이다.

  • PDF

Interpolated Digital Delta-Sigma Modulator for Audio D/A Converter (오디오 D/A 컨버터를 위한 인터폴레이티드 디지털 델타-시그마 변조기)

  • Noh, Jinho;Yoo, Changsik
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.49 no.11
    • /
    • pp.149-156
    • /
    • 2012
  • A digital input class-D audio amplifier is presented for digital hearing aid. The class-D audio amplifier is composed of digital and analog circuits. The analog circuit converts a digital input to a analog audio signal (DAC) with noise suppression in the audio band. An interpolated digital delta-sigma modulator is used to convert data types between digital signal processor (DSP) and digital-to-analog converter (DAC). An 16-bit, 25-kbps pulse code modulated (PCM) input is interpolated to 16-bit, 50-kbps by a digital filter. The output signal of interpolation filter is noise-shaped by a third-order digital sigma-delta modulator (SDM). As a result, 1.5-bit, 3.2-Mbps signal is applied to simple digital to analog converter.