• Title/Summary/Keyword: 신호변환기

Search Result 984, Processing Time 0.022 seconds

A low noise PLL with frequency voltage converter and loop filter voltage detector (주파수 전압 변환기와 루프 필터 전압 변환기를 이용한 저잡음 위상고정루프)

  • Choi, Hyek-Hwan
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.14 no.1
    • /
    • pp.37-42
    • /
    • 2021
  • This paper presents a jitter and phase noise characteristic improved phase-locked loop (PLL) with loop filter voltage detector(LFVD) and frequency voltage converter(FVC). Loop filter output voltage variation is determined through a circuit made of resistor and capacitor. The output signal of a small RC time constant circuit is almost the same as to loop filter output voltage. The output signal of a large RC time constant circuit is the average value of loop filter output voltage and becomes a reference voltage to the added LFVD. The LFVD output controls the current magnitude of sub-charge pump. When the loop filter output voltage increases, LFVD decreases the loop filter output voltage. When the loop filter output voltage decreases, LFVD increases the loop filter output voltage. In addition, FVC also improves the phase noise characteristic by reducing the loop filter output voltage variation. The proposed PLL with LFVD and FVC is designed in a 0.18um CMOS process with 1.8V power voltage. Simulation results show 0.854ps jitter and 30㎲ locking time.

High-resolution Shallow Marine Seismic Survey using a PC based 8-channel Seismic System (PC기반 8채널 해양 탄성파탐사 시스템을 이용한 고해상 천해저 탐사)

  • Kim, Hyun-Do;Kim, Jin-Hoo
    • 한국지구물리탐사학회:학술대회논문집
    • /
    • 2005.05a
    • /
    • pp.187-194
    • /
    • 2005
  • A PC-based 8-channel seismic system has been developed and applied for bedrock mapping in near shore environment. The system is composed of an analog signal processor and an A/D converter installed on the computer, and a streamer with the group interval of 5 meters. The system is accomplished with a data acquisition program which controls the system and a data processing software. With the PC-based shallow marine seismic survey system high-resolution 2-D marine seismic profiles which have high S/N ratios can be obtained after appropriate data processing.

  • PDF

Design of the Resistive Mixer MMIC with high linearity and LO-RF isolation (고선형성과 높은 LO-RF 격리도를 갖는 새로운 구조의 저항성 Mixer MMIC 설계)

  • Lee, Kyoung-Hak
    • Journal of Satellite, Information and Communications
    • /
    • v.9 no.2
    • /
    • pp.7-11
    • /
    • 2014
  • In this paper, we designed resistive MMIC mixer using $0.5{\mu}m$ p-HEMT process. This Mixer is designed to have a similar performance in -4 ~ 4 dBm local oscillator signal power level and to maintain a constant conversion loss and linear performance due to the variation of local signal. In order to have such characteristics, we designed new feedback circuit topology by using FET, and minimized performance change for LO signal power level variation, also obtain MMIC mixer characteristics which is able to apply in wideband. In the design result, When the LO signal power is -4 ~ 4 dBm, there was 6 dB conversion loss and it came up with the excellent result that IIP3 got over 30 dBm in 0.5 ~ 2.6GHz frequency band.

Digital Controller for DC-DC Converters (DC-DC 컨버터를 위한 디지털 방식의 컨트롤러 회로)

  • Hong, Wanki;Kim, Kitae;Kim, Insuck;Roh, Jeongjin
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.10 s.340
    • /
    • pp.39-46
    • /
    • 2005
  • A DC-DC converter with digital controller is realized. the digital controller has several advantages such as robustness, fast design time, and high flexibility. however, since the DC-DC output voltage is analog, an analog-to-digital conversion scheme is always essential in all digital controllers. A simple and efficient delta-sigma modulator is used as a conversion scheme in out implementation. The measurement results show good voltage regulation

New wavelength converter for optical NRZ data signal using SOA-loop-mirror (반도체 광 증폭기가 삽입된 광섬유 루프 미러를 이용한 NRZ 데이터에 대한 새로운 파장 변환기)

  • Lee, Hyuek-Jae
    • Korean Journal of Optics and Photonics
    • /
    • v.16 no.1
    • /
    • pp.27-33
    • /
    • 2005
  • In this paper, a new wavelength converter using an SOA(Semiconductor Optical Amplifier)-loop-mirror for NRZ(NonReturn to Zero) optical data has been proposed and experimentally demonstrated. Conventional nonlinear fiber-loop-mirror methods can perform RZ-to-RZ, NRZ-to-RZ, and RZ-to-NRZ data format conversion, but NRZ-to-NRZ conversion has not been demonstrated until now. The experiment for the conversion from a 1300 nm NRZ data signal at 1.5 Gbps to a 1550 nm NRZ data one is successfully performed using a fiber-loop-mirror with 1300 nm-SOA.

Survey of Implementation of a Digital PI Controller (디지털 PI 제어기 구현에 관한 고찰)

  • 변승현;마복렬
    • Proceedings of the Korea Society for Simulation Conference
    • /
    • 2000.04a
    • /
    • pp.180-185
    • /
    • 2000
  • 발전소 등의 대규모 공정 플랜트에서 사용하고 있는 대부분의 상용 제어기는 PID 제어기이며, 온도 루프를 제외한 대부분의 제어루프가 PI 제어기를 채용하고 있다. 제어 시스템의 성능이 제어기 파라미터의 값에 의해 결정되므로, PI 제어기의 튜닝이 중요하다. 한편, 실제 현장에서의 PI 제어기의 튜닝은 많은 시간과 노력을 필요로 하는 시행착오에 의해서 이루어지고 있으며, 각 제어 루프 제어기 파라미터의 초기값 설정에 어려움을 갖고 있는 실정이다. PI 튜닝 기법이 많이 나와 있지만 시험 신호의 인가 문제로 인해 현장 활용에는 많은 어려움을 가지고 있다. 본 논문에서는 단순한 시험 신호로부터 PI 초기 설정값을 산출할 수 있는 방법에 대해서 알아본다. 또한 발전소에 적용된 국산 분산 제어 시스템을 보면, 대부분 데이터 로깅 시스템으로서만 활용되고 있고, 제어 시스템으로의 활용은 거의 이루어지지 않고 있으며, PID제어기에 대한 구현도 완벽하지 못하여 디지털 PI 제어기의구현 방법에 대한 고찰도 요구되고 있다. 본 논문에서는 디지탈 PI 제어기를 구현하는데 있어서 필요한 사항들, 즉 아날로그 제어기의 디지털 등가 제어기로의 변환 기법, 샘플링 주기의 결정 방법, 그리고 그 외에 공정 제어기가 가져야할 기능들에 대해서 언급한다. 그리고나서 PI 튜닝 기법과 아날로그 제어기의 디지털 등가 제어기로의 변환기법, 샘플링 주기 결정 방법 등에 대해 플랜트 모델을 선정하고 시뮬레이션을 통해 그 효용성을 보인다.

  • PDF

A Study On the Design of Mixed Radix Converter using Partitioned Residues. (분할 잉여수를 사용한 혼합기수변환기 설계에 관한 연구)

  • 김용성
    • The Journal of Information Technology
    • /
    • v.4 no.4
    • /
    • pp.51-63
    • /
    • 2001
  • Residue Number System has carry free operation and parallelism each modulus, So it is used for special purpose processor such as Digital Signal Processing and Neuron Processor. Magnitude comparison and sign detection are in need of Mixed Radix Conversion, and these operations are impediment to improve the operation speed. So in this Paper, MRC(Mixed Radix Converter) is designed using modified partitioned residue to speed up the operation of MRC, so it has progressed maximum twice operation time but increased the size of converter comparison to other converter.

  • PDF

Fabrication and Evaluation of High Frequency Ultrasound Receive Transducers for Intravascular Photoacoustic Imaging (혈관내 광음향 영상을 위한 고주파수 초음파 수신 변환기 제작 및 평가)

  • Lee, Jun-Su;Chang, Jin Ho
    • The Journal of the Acoustical Society of Korea
    • /
    • v.33 no.5
    • /
    • pp.300-308
    • /
    • 2014
  • Photoacoustic imaging is a useful tool for the diagnosis of atherosclerosis because it is capable of providing anatomical and pathological information at the same time. A photoacoustic signal detector is a pivotal element to achieve high spatial resolution, so that it should have broadband spectrum with a high center frequency. Since a photoacoustic imaging probe is directly inserted into blood vessel to diagnose atherosclerosis, the total size of the photoacoustic signal detector should be less than 1 mm. The main purpose of this paper is to demonstrate that PVDF can be used as an active material for the photoacoustic signal detector with a high frequency and broadband characteristic. The photoacoustic signal detector developed in this study was a single element ultrasound transducer with an aperture of $0.5{\times}0.5mm$ and the total size of 1 mm. In the design stage, the natural focal depth was adjusted for an effective focal area to cover the region of interest, i.e., 1~5 mm in depth. This was because geometrical focusing could not be used due to the small aperture. Through a pulse-echo test, it was ascertained that the developed photoacoustic signal detector has the -6 dB bandwidth ranging between 40.1 and 112.8 MHz and the center frequency of 76.83 MHz.

A 10-bit 10-MS/s Asynchronous SAR analog-to-digital converter with digital-to-analog converter using MOM capacitor (MOM 커패시터를 사용한 디지털-아날로그 변환기를 가진 10-bit 10-MS/s 비동기 축차근사형 아날로그-디지털 변환기)

  • Jeong, Yeon-Ho;Jang, Young-Chan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.18 no.1
    • /
    • pp.129-134
    • /
    • 2014
  • This paper presents a 10-bit 10-MS/s asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) which consists of a digital-to-analog converter (DAC), a SAR logic, and a comparator. The designed asynchronous SAR ADC with a rail-to-rail input range uses a binary weighted DAC using metal-oxide-metal (MOM) capacitor to improve sampling rate. The proposed 10-bit 10-MS/s asynchronous SAR ADC is fabricated using a 0.18-${\mu}m$ CMOS process and its active area is $0.103mm^2$. The power consumption is 0.37 mW when the voltage of supply is 1.1 V. The measured SNDR are 54.19 dB and 51.59 dB at the analog input frequency of 101.12 kHz and 5.12 MHz, respectively.

Sleep Disturbance Classification Using PCA and Sleep Stage 2 (주성분 분석과 수면 2기를 이용한 수면 장애 분류)

  • Shin, Dong-Kun
    • The Journal of the Korea Contents Association
    • /
    • v.11 no.4
    • /
    • pp.27-32
    • /
    • 2011
  • This paper presents a methodology for classifying sleep disturbance using electroencephalogram (EEG) signal at sleep stage 2 and principal component analysis. For extracting initial features, fast Fourier transforms(FFT) were carried out to remove some noise from EEG signal at sleep stage 2. In the second phase, we used principal component analysis to reduction from EEG signal that was removed some noise by FFT to 5 features. In the final phase, 5 features were used as inputs of NEWFM to get performance results. The proposed methodology shows that accuracy rate, specificity rate, and sensitivity were all 100%.