• Journal of Advanced Navigation Technology
• /
• v.11 no.1
• /
• pp.72-78
• /
• 2007

In this paper, the wide-band monopole antenna with a parasitic element on the ground plane for application in Cellular, GSM and RFID mobile terminals such as the mobile phone or Personal Digital Assistant(PDA) phone is presented. The VSWR of the designed antenna is 2:1 over the frequency range of 820 MHz to 1040 MHz(bandwidth of 23.6 %). Therefore, the designed antenna can provide wide bandwidth covering the Cellular(824 MHz~894 MHz), RFID(908.5 MHz~914 MHz) and GSM(Tx:880 MHz~915 MHz, Rx:925 MHz~960 MHz). The radiation characteristics of the fabricated antenna were also studied. According to the measured radiation patterns, the maximum gains at 859 MHz and 911.25 MHz(center frequencies of the Cellualr and RFID bands) are -0.7 dBi and 0.16 dBi, respectively. The measured maximum gains of GSM bands are -0.48 dBi(897.5 MHz, the center frequency of Tx) and 1.69 dBi(942.5 MHz, the center frequency of Rx).

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.39 no.2
• /
• pp.92-100
• /
• 2002

The 16-port feed waveguide array with inductive walls analyzed by Galerkin's method of moments are proposed for the DBS reception system mounted on vehicle. First of all, in order to verify the validity of electromagnetic analysis and design for a $\pi$-junction feed waveguide, it is designed and fabricated at DBS band. The measurement results of a $\pi$-junction feed waveguide agree well with the theoretical ones. Based on this design method, an array design for WR-90 standard waveguide is conducted. Since the width of a $\pi$-junction feed WR-90 standard waveguide is larger than a guided wave length in an array design, the difference of amplitude and phase of 8-port array are calculated 2.3 dB and 62 degrees, respectively. The bandwidth with return loss of -20 dB below is about 220 MHz and it doesn't satisfy DBS band. To solve this problem, we propose a novel design that the width of a $\pi$-junction feed waveguide equals to a guided wave length. By the proposed novel design for 8-port feed waveguide array, the difference of amplitude and phase are decreased 1 dB and 13 degrees, respectively. The broad bandwidth of 700 MHz is also realized. The size of 16-port waveguide away compared with WR-90 array is reduced about 10 cm. The measured antenna gain for the fabricated 16-port feed waveguide array is observed 24 dBi above at DBS band.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.21 no.10
• /
• pp.1169-1176
• /
• 2010

The RF front-end for L1/L2 dual-band Global Positioning System(GPS) receiver is presented in this paper. The RF front-end(down-converter) using low IF architecture consists of a wideband low noise amplifier(LNA), a current mode logic(CML) frequency divider and a I/Q down-conversion mixer with a poly-phase filter for image rejection. The current bleeding technique is used in the LNA and mixer to obtain the high gain and solve the head-room problem. The common drain feedback is adopted for low noise amplifier to achieve the wideband input matching without inductors. The fabricated RF front-end using $0.18{\mu}m$ CMOS process shows a gain of 38 dB for L1 and 41 dB for L2 band. The measured IIP3 is -29 dBm in L1 band and -33 dBm in L2 band, The input return loss is less than -10 dB from 50 MHz to 3 GHz. The measured noise figure(NF) is 3.81 dB for L1 band and 3.71 dB for L2 band. The image rejection ratio is 36.5 dB. The chip size of RF front end is $1.2{\times}1.35mm^2$.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.35 no.12B
• /
• pp.1183-1191
• /
• 2010

In this paper, I propose an adaptive OFDM CP length algorithm for in PLC systems for smart grid. The proposed scheme calculates the channel delay information at the CP controller of the receiver by taking correlation between a received data frame and the following delayed one. The CP controller, immediately, feeds back the channel delay information to the transmitter. Then, the transmitter adapts CP length for next data frame. As an impulsive noise model, Middleton Class A interference model was employed. The performance is evaluated in terms of packet data rate, cumulative packet data rate, and bit error rate (BER). The simulation results showed data gain (which is the amount of the reduced bits) gets larger as the number of packets increase, but the amount of data gain reduced as the number of branches ($N_{br}$) increase. In respects of BER for the cases $N_{br}$ is 3, 4, and 5, performance of the adaptive CP length algorithm and the fixed CP scheme are similar. Therefore, it is confirmed the proposed scheme achieved data rate increment without BER performance reduction compared to the conventional fixed CP length scheme.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.17 no.11 s.114
• /
• pp.1021-1029
• /
• 2006

In this paper, we designed and implemented a dual wideband dipole type antenna for the reception of S-DMB (Satellite Digital Multimedia Broadcasting) and 2.4/5 GHz WLAN(Wireless Local Area Network) signals. The proposed antenna based on conventional monopole type dual band antenna was implemented as planar wideband dipole type antenna with the volume of $8{\times}33.8{\times}1.68mm^3$. The proposed antenna is printed type on FR4 substrate of 1.6 mm thick and composed of a dipole type antenna for low frequency band and two symmetric structured resonance elements for high frequency band. We confirmed antenna area with dense surface current for each frequency band with simulation. By varying the length of the antenna area with dense surface current, we could vary resonance frequency of each frequency band separately. Impedance bandwidths$(VSWR{\leq}2)$ are 362 MHz(14.23 %) for 2 GHz band and 1188 MHz(22.13, %) for 5 GHz band which show wideband characteristic. Measured maximum gains were 4.33 dBi for 2 GHz band and 5.48 dBi for 5 GHz band which showed improved performance. And the implemented antenna has a good omni-directional radiation pattern characteristic.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.45 no.2
• /
• pp.26-36
• /
• 2008

Due to the differential and low voltage swing, Low Voltage Differential Signaling(LVDS) has been widely used for high speed data transmission with low power consumption. This paper proposes new LVDS I/O interface circuits for more than 1.3 Gb/s operation. The LVDS receiver proposed in this paper utilizes a sense amp for the pre-amp instead of a conventional differential pre-amp. The proposed LVDS allows more than 1.3 Gb/s transmission speed with significantly reduced driver output voltage. Also, in order to further improve the power consumption and noise performance, this paper introduces an inductance impedance matching technique which can eliminate the termination resistor. A new form of unfolded impedance matching method has been developed to accomplish the impedance matching for LVDS receivers with a sense amplifier as well as with a differential amplifier. The proposed LVDS I/O circuits have been extensively simulated using HSPICE based on 0.35um TSMC CMOS technology. The simulation results show improved power gain and transmission rate by ${\sim}12%$ and ${\sim}18%$, respectively.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.9 no.3
• /
• pp.317-329
• /
• 1998

In this paper, we have analyzed the packet error probability of DS/CDMA-Trellis Coded QPSK modulation signal with MRC(Maximum Ratio Combining) diversity reception in Rician fading, multi-user interferences and multipath channel. And then we have evaluated the performance and capacity of DS/CDMA-Trellis Coded QPSK system using the MRC diversity reception as a function of direct power to indirect power ratio ($K_R$), the number of diversity branch(M), the number of multi-user(U), PN chip rate(PN), the number of multipath channel($L_P$), and packet length(PL). From the results, we know that the coding gain of DS/CDMA-Trellis Coded QPSK system with 2 branch MRC diversity is about 6 dB against uncoded DS/CDMA BPSK system with 2 branch MRC diversity in Rician fading ($K_R=6dB), 5 multi-user interferences, and 3 multipath channel. And, we know that coded QPSK signal designed for the AWGN channel also perform well on a Rician fading channel with MRC diversity reception. Consequently, we expected that proposed system structure is reliable to the wireless data communication system in Rician fading, multi-user interferences, and multipath channel.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.28 no.2
• /
• pp.97-104
• /
• 2017

In this paper, we designed and fabricated the multi band Transceiver Assembly(TCA) for the Multi Channel Synthetic Aperture Radar(MCSAR) containing C-band, X-band, Ku-band and we researched to verify electrical performance of TCA. The transceiver consists of transmitters, receivers, signal selection modules for each band, and stability oscillator, frequency synthesizer, controller, power distributor. The transceiver has a receive path selection and bandwidth selection functions in accordance with the operating mode. And the transceiver can transmit and receive all three bands simultaneously, each band has a bandwidth of up to 300 MHz. Final transmission output of transceiver for each band is over 20 dBm to be suitable for driving the T/R module. Receiver bandwidth is selected according to the required function and receiver gain has approximately C-band 52 dB, X-band 50 dB, Ku-band 60 dB, the maximum noise figure of Ku-band V polarization is 4.28 dB in the whole band H, V polarization. As a result of the electrical performance test, a multi-band TCA is satisfied the property requirements of the MCSAR.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.30 no.3
• /
• pp.229-235
• /
• 2019

The implementation of an in-band full-duplex wireless communication system is demonstrated in this study. In the analog/RF domain, the self-interference(SI) signal is reduced using a separate antenna for the transmitter and receiver paths, and most of the SI signal is canceled in the digital domain. A software defined radio(SDR) is used to implement the in-band full-duplex wireless communication system. The USRP X310 device uses transmitting and receiving antennas. By adjusting the gain of the transmitting and receiving ends of the SDR device, the magnitude of the SI signal entering the receiving antenna, and the size of the received signal from the outside, are both set to -64 dB. To verify the in-band full-duplex wireless communication performance, the source data is image and orthogonal frequency-division multiplexing is used for modulation. A WiFi standard frame with a carrier frequency of 2.67 GHz and bandwidth of 20 MHz is used. In the received signal, the SI signal is canceled by digital signal processing and the SI signal is attenuated by up to 34 dB. OFDM demodulation was impossible when the SI signal was not removed. However, the bit error rate is reduced to $2.63{\times}10^{-5}$ when the SI signal is attenuated by 34 dB, and no error is detected in the 100 Mbit data output as a result of passing through the Viterbi decoder.

• Journal of Advanced Navigation Technology
• /
• v.25 no.1
• /
• pp.68-77
• /
• 2021

In this paper, a GPS/MEMS IMU integrated navigation receiver module capable of operating in a high dynamic environment is designed and fabricated, and the results is confirmed. The designed module is composed of RF receiver unit, inertial measurement unit, signal processing unit, correlator, and navigation S/W. The RF receiver performs the functions of low noise amplification, frequency conversion, filtering, and automatic gain control. The inertial measurement unit collects measurement data from a MEMS class IMU applied with a 3-axis gyroscope, accelerometer, and geomagnetic sensor. In addition, it provides an interface to transmit to the navigation S/W. The signal processing unit and the correlator is implemented with FPGA logic to perform filtering and corrrelation value calculation. Navigation S/W is implemented using the internal CPU of the FPGA. The size of the manufactured module is 95.0×85.0×.12.5mm, the weight is 110g, and the navigation accuracy performance within the specification is confirmed in an environment of 1200m/s and acceleration of 10g.