• Title/Summary/Keyword: 블록 합

Search Result 186, Processing Time 0.028 seconds

Edge Enhanced Error Diffusion Halftoning Method Using Local Activity Measure (공간활성도를 이용한 에지 강조 오차확산법)

  • Kwak Nae-Joung;Ahn Jae-Hyeong
    • Journal of Korea Multimedia Society
    • /
    • v.8 no.3
    • /
    • pp.313-321
    • /
    • 2005
  • Digital halftoning is a process to produce a binary image so that the original image and its binary counterpart appear similar when observed from a distance. Among digital halftoning methods, error diffusion is a procedure for generating high quality bilevel images from continuous-tone images but blurs the edge information in the bilevel images. To solve this problem, we propose the improved error diffusion using local spatial information of the original images. Based on the fact that the human vision perceives not a pixel but local mean of input image, we compute edge enhancement information(EEI) by appling the ratio of a pixel and its adjacent pixels to local mean. The weights applied to local means is computed using the ratio of local activity measure(LAM) to the difference between input pixels of 3$\times$3 blocks and theirs mean. LAM is the measure of luminance changes in local regions and is obtained by adding the square of the difference between input pixels of 3$\times$3 blocks and theirs mean. We add the value to a input pixel of quantizer to enhance edge. The performance of the proposed method is compared with conventional methods by measuring the edge correlation. The halftone images by using the proposed method show better quality due to the enhanced edge. And the detailed edge is preserved in the halftone images by using the proposed method. Also the proposed method improves the quality of halftone images because unpleasant patterns for human visual system are reduced.

  • PDF

Designing a Blockchain-based Smart Contract for Seafarer Wage Payment (블록체인 기반 선원 임금지불을 위한 스마트 컨트랙트 설계)

  • Yoo, Sang-Lok;Kim, Kwang-Il;Ahn, Jang-Young
    • Journal of the Korean Society of Marine Environment & Safety
    • /
    • v.27 no.7
    • /
    • pp.1038-1043
    • /
    • 2021
  • Guaranteed seafarer wage payment is essential to ensure a stable supply of seafarers. However, disputes over non-payment of wages to seafarers often occur. In this study, an automatic wage payment system was designed using a blockchain-based smart contract to resolve the problem of seafarers' wage arrears. The designed system consists of an information register, a matching processing unit, a review rating management unit, and wage remittance before deploying smart contracts. The matching process was designed to send an automatic notification to seafarers and shipowners if the sum of the weight of the four variables, namely wages, ship type/fishery, position, and license, exceeded a pre-defined threshold. In addition, a review rating management system, based on a combination of mean and median, was presented to serve as a medium to mutually fulfill the normal working conditions. The smart contract automatically fulfills the labor contract between the parties without an intermediary. This system will naturally resolve problems such as fraudulent advance payment to seafarers, embezzlement by unregistered employment agencies, overdue wages, and forgery of seafarers' books. If this system design is commercialized and institutionally activated, it is expected that stable wages will be guaranteed to seafarers, and in turn, the difficulties in human resources supply will be solved. We plan to test it in a local environment for further developing this system.

An analysis of optimal design conditions of LDPC decoder for IEEE 802.11n Wireless LAN Standard (IEEE 802.11n 무선랜 표준용 LDPC 복호기의 최적 설계조건 분석)

  • Jung, Sang-Hyeok;Na, Young-Heon;Shin, Kyung-Wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.14 no.4
    • /
    • pp.939-947
    • /
    • 2010
  • The LDPC(Low-Density Parity-Check) code, which is one of the channel encoding methods in IEEE 802.11n wireless LAN standard, has superior error-correcting capabilities. Since the hardware complexity of LDPC decoder is high, it is very important to take into account the trade-offs between hardware complexity and decoding performance. In this paper, the effects of LLR(Log-Likelihood Ratio) approximation on the performance of MSA(Min-Sum Algorithm)-based LDPC decoder are analyzed, and some optimal design conditions are derived. The parity check matrix with block length of 1,944 bits and code rate of 1/2 in IEEE 802.11n WLAN standard is used. In the case of $BER=10^{-3}$, the $E_b/N_o$ difference between LLR bit-widths (6,4) and (7,5) is 0.62 dB, and $E_b/N_o$ difference for iteration cycles 6 and 7 is 0.3 dB. The simulation results show that optimal BER performance can be achieved by LLR bit-width of (7,5) and iteration cycle of 7.

VVC Intra Triangular Partitioning Prediction for Screen Contents (스크린 콘텐츠를 위한 VVC 화면내 삼각형 분할 예측 방법)

  • Choe, Jaeryun;Gwon, Daehyeok;Han, Heeji;Lee, Hahyun;Kang, Jungwon;Choi, Haechul
    • Journal of Broadcast Engineering
    • /
    • v.25 no.3
    • /
    • pp.325-337
    • /
    • 2020
  • Versatile Video Coding (VVC) is a new video coding standard that is being developed by the Joint Video Experts Team of ISO/IEC/ITU-T and it has adopted various technologies including screen content coding tools. Screen contents have a feature that blocks are likely to have diagonal edges like character regions. If triangular partitioning coding is allowed for screen contents having such the feature, coding efficiency would increase. This paper proposes a intra prediction method using triangular partitioning prediction for screen content coding. Similar to the Triangular Prediction Mode of VVC that supports the triangular partitioning prediction, the proposed method derives two prediction blocks using Horizontal and Vertical modes and then it blends the predicted blocks applying masks with triangle shape to generate a final prediction block. The experimental results of the proposed method showed an average of 1.86%, 1.49%, and 1.55% coding efficiency in YUV, respectively, for VVC screen content test sequences.

A Prefetching and Memory Management Policy for Personal Solid State Drives (개인용 SSD를 위한 선반입 및 메모리 관리 정책)

  • Baek, Sung-Hoon
    • The KIPS Transactions:PartA
    • /
    • v.19A no.1
    • /
    • pp.35-44
    • /
    • 2012
  • Traditional technologies that are used to improve the performance of hard disk drives show many negative cases if they are applied to solid state drives (SSD). Access time and block sequence in hard disk drives that consist of mechanical components are very important performance factors. Meanwhile, SSD provides superior random read performance that is not affected by block address sequence due to the characteristics of flash memory. Practically, it is recommended to disable prefetching if a SSD is installed in a personal computer. However, this paper presents a combinational method of a prefetching scheme and a memory management that consider the internal structure of SSD and the characteristics of NAND flash memory. It is important that SSD must concurrently operate multiple flash memory chips. The I/O unit size of NAND flash memory tends to increase and it exceeded the block size of operating systems. Hence, the proposed prefetching scheme performs in an operating unit of SSD. To complement a weak point of the prefetching scheme, the proposed memory management scheme adaptively evicts uselessly prefetched data to maximize the sum of cache hit rate and prefetch hit rate. We implemented the proposed schemes as a Linux kernel module and evaluated them using a commercial SSD. The schemes improved the I/O performance up to 26% in a given experiment.

A Design of Sign-magnitude based Multi-mode LDPC Decoder for WiMAX (Sign-magnitude 수체계 기반의 WiMAX용 다중모드 LDPC 복호기 설계)

  • Seo, Jin-Ho;Park, Hae-Won;Shin, Kyung-Wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.15 no.11
    • /
    • pp.2465-2473
    • /
    • 2011
  • This paper describes a circuit-level optimization of DFU(decoding function unit) for LDPC decoder which is used in wireless communication systems including WiMAX and WLAN. A new design of DFU based on sign-magnitude arithmetic instead of two's complement arithmetic is proposed, resulting in 18% reduction of gate count for 96 DFUs array used in mobile WiMAX LDPC decoder. A multi-mode LDPC decoder for mobile WiMAX standard is designed using the proposed DFU. The LDPC decoder synthesized using a 0.18-${\mu}m$ CMOS cell library with 50 MHz clock has 268,870 gates and 71,424 bits RAM, and it is verified by FPGA implementation.

Durability of Cation Exchange Membrane Containing Psf (polysulfone) in the All-vanadium Redox Flow Battery (Psf (polysulfone) 함유 양이온교환막의 바나듐 레독스-흐름 전지에서의 내구성)

  • Kim, Joeng-Geun;Kim, Jae-Chul;Ryu, Cheol-Hwi;Hwang, Gab-Jin
    • Membrane Journal
    • /
    • v.21 no.2
    • /
    • pp.141-147
    • /
    • 2011
  • The cation exchange membrane using TPA (tungstophosphoric acid) and the block co-polymer of polysulfone and polyphenylenesulfidesulfone was prepared for a separator of all-vanadium redox flow battery. The membrane resistance of the prepared cation exchange membrane in 1mol/L $H_2SO_4$ aqueous solution was measured. The membrane resistance of the prepared Psf-PPSS and Psf-TPA-PPSS cation exchange membrane was about $0.94{\Omega}{\cdot}cm^2$. Electrochemical property of all-vanadium redox flow battery using the prepared cation exchange membrane was measured. The measured charge-discharge cell resistance of V-RFB at 4 A decreased in the order; Nafion117 < Psf-TPA-PPSS < Psf-PPSS. The durability of membrane was earried out by soaking it in $VO_2{^+}$ solution and evaluated by measuring the charge-discharge cell resistance of V-RFB with an increase of soaking time. The prepared Psf-PPSS cation exchange membrane had high durability and Psf-TPA-PPSS cation exchange membrane had almost same durability compared with Nafion117.

Automated Stacking Crane Dispatching Strategy in a Container Terminal using Genetic Algorithm (유전 알고리즘을 이용한 자동화 컨테이너 터미널에서의 장치장 크레인의 작업 할당 전략)

  • Wu, Jiemin;Yang, Young-Jee;Choe, Ri;Ryu, Kwang-Ryel
    • Journal of Navigation and Port Research
    • /
    • v.36 no.5
    • /
    • pp.387-394
    • /
    • 2012
  • In an automated container terminal, automated stacking cranes(ASCs) take charge of handling of containers in a block of the stacking yard. This paper proposes a multi-criteria strategy to solve the problem of job dispatching of twin ASCs which are identical to each another in size and specification. To consider terminal situation from different angles, the proposed method evaluates candidate jobs through various factors and it dispatches the best score job to a crane by doing a weighted sum of the evaluated values. In this paper, we derive the criteria for job dispatching strategy, and we propose a genetic algorithm to optimize weights for aggregating evaluated results. Experimental results are shown that it is suitable for real time terminal with lower computational cost and the strategy using various criteria improves the efficiency of the container terminal.

Dual-mode CMOS Current Reference for Low-Voltage Low-Power (저전압 저전력 듀얼 모드 CMOS 전류원)

  • Lee, Geun-Ho
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.14 no.4
    • /
    • pp.917-922
    • /
    • 2010
  • In this paper, a new temperature-insensitive CMOS dual-mode current reference for low-voltage low-power mixed-mode circuits is proposed. The temperature independent reference current is generated by summing a proportional to absolute temperature(PTAT) current and a complementary to absolute temperature(CTAT) current. The temperature insensitivity was achieved by the mobility and the other which is inversely proportional to mobility. As the results, the temperature dependency of output currents was measured to be $0.38{\mu}A/^{\circ}C$ and $0.39{\mu}A/^{\circ}C$, respectively. And also, the power dissipation is 0.84mW on 2V voltage supply. These results are verified by the $0.18{\mu}m$ n-well CMOS parameter.

Disparity estimation using wavelet transformation and reference points (웨이블릿 변환과 기준점을 이용한 변위 추정)

  • 노윤향;고병철;변혜란;유지상
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.27 no.2A
    • /
    • pp.137-145
    • /
    • 2002
  • In the method of 3D modeling, stereo matching method which obtains three dimensional depth information from the two images is taken from the different view points. In general, it is very essential work for the 3D modeling from 2D stereo images to estimate the exact disparity through fading the conjugate pair of pixel from the left and right image. In this paper to solve the problems of the stereo image disparity estimation, we introduce a novel approach method to improve the exactness and efficiency of the disparity. In the first place, we perform a wavelet transformation of the stereo images and set the reference points in the image by the feature-based matching method. This reference points have very high probability over 95 %. In the base of these reference points we can decide the size of the variable block searching windows for estimating dense disparity of area based method and perform the ordering constraint to prevent mismatching. By doing this, we could estimate the disparity in a short time and solve the occlusion caused by applying the fried-sized windows and probable error caused by repeating patterns.