• Title/Summary/Keyword: 디지털 지연

Search Result 589, Processing Time 0.023 seconds

첨단미래기술 발전상을 '한눈에', 다채로운 기술 박람회 '풍성'

  • Park, Ji-Yeon
    • The Optical Journal
    • /
    • s.106
    • /
    • pp.40-43
    • /
    • 2006
  • 결실의 계절인 가을에는 국내에 다양한 산업 관련 전시회도 풍성하게 열렸다. 먼저 지난 9월 5일 '광 세기의 창조'라는 주제로 '국제광산업전시회'가 광주 소재 김대중컨벤션센터에서 열렸으며, 10월 17일에는 '이노베이티브 디지털 솔루션!'이라는 주제로 '한국전자전'이 한국국제전시장에 열려 ITㆍ전자ㆍ광학이 어우러진 첨단미래기술 발전상을 제시했다.

  • PDF

포커스 e-기업 - 올리푸스한국(주), 신사옥 준공기념 기자간담회 개최

  • Park, Ji-Yeon
    • The Optical Journal
    • /
    • s.127
    • /
    • pp.46-47
    • /
    • 2010
  • 올림푸스한국(주)(대표 방일석, www.olympus.co.kr)이 법인 설립 10주년을 맞아 지난 4월 14일 서울 삼성동 신사옥 '올림푸스 타워(Olympus Tower)'를 준공하고 이를 기념하는 기자간담회에서 '비전2020'을 선포했다. 방일석 대표는 광학 90년 기술을 기반으로 10년후 디지털카메라 시장에서 리딩 브랜드 입지를 확고히 가져가고 신개념의 카메라 문화의 트렌드를 창출할 것이란 포부를 밝혔다.

  • PDF

A Design of Capacitive Sensing Touch Sensor Using RC Delay with Calibration (캘리브래이션 기능이 있는 RC지연 정전용량 방식 터치센서 설계)

  • Seong, Kwang-Su;Lee, Mu-Jin
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.23 no.8
    • /
    • pp.80-85
    • /
    • 2009
  • In this paper, we propose a full digital capacitive sensing touch key reducing the effects due to the variations of resistance and clock frequency. The proposed circuit consists of two capacitive loads to measure and a resistor between the capacitive loads. The method measures the delays of the resistor and two capacitive loads, respectively. The ratio of the two delays is represented as the ratio of the two capacitive loads and is irrelative to the resistance and the clock frequency if quantization error is disregarded. Experimental results show the proposed scheme efficiently reduces the effects due to the variations of clock frequency and resistance. Further more the method has 1.04[pF] resolution and can be used as a touch key.

Design of Intelligent Controller with Time Delay for Internet-Based Remote Control (인터넷 기반 원격제어를 위한 임의의 시간지연을 갖는 지능형 제어기의 설계)

  • Joo, Young-Hoon;Kim, Jung-Chan;Lee, Oh-Jae;Park, Jin-Bae
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.13 no.3
    • /
    • pp.293-299
    • /
    • 2003
  • This paper discusses a design of intelligent controller with time delay for Internet-based remote control. The finite Markovian process is adopted to model the input delay of the overall control system. It is assumed that the zero and hold devices are used for control input. The Takagi-Sugeno (T-S) fuzzy system with uncertain input delay is utilized to represent nonlinear plant. The continuous-time T-S fuzzy system with the Markovian input delay is discretized for easy handling delay, accordingly, the discretized T-S fuzzy system is represented by a discrete-time T-S fuzzy system with jumping parameters. The robust stochastic stabilizibility of the jump T-S fuzzy system is derived and formulated in terms of linear matrix inequalities (LMIs). An experimental results is provided to visualize the feasibility of the proposed method.

Implementation of a Fast Current Controller using FPGA (FPGA를 이용한 고속 전류 제어기의 구현)

  • Jung, Eun-Soo;Lee, Hak-Jun;Sul, Seung-Ki
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.12 no.4
    • /
    • pp.339-345
    • /
    • 2007
  • This paper presents a design of an FPGA (Field Programmable Gate Array) -based currentcontroller. Using the nature of the high computational capability of FPGA, the digital delay due to the algorithm execution can be reduced. The control performance can be better than the conventional DSP (Digital Signal Processor)-based current controller. Moreover, this method does not need any delay compensation algorithm because the digital delay is physically diminished. Therefore, the bandwidth of the current controller can be extended by this method. The feasibility of this method is verified by several experimental results under the various conditions.

A Study on the Development of SSB Modem (디지털 SSB 모뎀 개발에 관한 연구)

  • Jin, Heung-Du;Choi, Jo-Cheon
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2007.10a
    • /
    • pp.693-697
    • /
    • 2007
  • The SSB modem performs the modulation process which converts the digital voltage level to the audible frequency band signal and the demodulation process which converts reversely the audible frequency signal to the digital voltage level. The modulator and the demodulator are implemented with a single DSP chip. Because of the SSB specific character, the distortion occurs when the frequency is changed. This distortion has no effect on voice communication, but it has an significant effect on data communication. In other words, it is impossible to send data stream with adjacent 2 periods. Therefore, in case of using 2-tone FSK, it is needed to send at least 3 periods to transmit 1 bit. Therefore we implemented the modem using modified phase-delay shift keying to transmit 1 tone signal for high speed transmission. In the 1200[bps] mode, it generates 0, $187{\mu}s$ delay time at 1.3kHz symbol frequency, and in the 2400[bps] mode, 0, $70{\mu}s$, $130{\mu}s$, $200{\mu}s$ delay time at 1.5kHz symbol frequency. Finally, in the maximum 3600[bps] mode, it generates 0, $100{\mu}s$, $160{\mu}s$, $250{\mu}s$ delay time at 2.0kHz symbol frequency. The measured results of the implemented SSB modem shows a good transfer functional characteristic by spectrum analyzer, almost same bandwidth in pass band and 20dB higher SNR comparing the German PACTOR and American CLOVER and in the experimental transmitting test, we verified the transmitted data is received correctly in platform.

  • PDF

A Study on the Development of SSB Modem (디지털 SSB 모뎀 개발에 관한 연구)

  • Kim, Jeong-Nyun
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.11 no.10
    • /
    • pp.1852-1857
    • /
    • 2007
  • The SSB modem performs the modulation process which converts the digital voltage level to the audible frequency band signal and the demodulation process which converts reversely the audible frequency signal to the digital voltage level. The modulator and the demodulator are implemented with a single DSP chip. Because of the SSB specific character, the distortion occurs when the frequency is changed. This distortion has no effect on voice communication but it has an significant effect on data communication. In other words, it is impossible to send data stream with adjacent 2 periods. Therefore, in case of using 2-tone FSK, it is needed to send at least 3 periods to transmit 1 bit. Therefore we implemented the modem using modified phase-delay shift keying to transmit 1 tone signal for high speed transmission. In the 1200[bps] mode, it generates 0, $187{\mu}s$, delay time at 1.3kHz symbol frequency, and in the 2400[bps] mode, 0, $70{\mu}s\;130{\mu}s\;200{\mu}s$, delay time at 1.5kHz symbol frequency. Finally, in the maximum 3600[bps] mode, it generates 0, $100{\mu}s\;160{\mu}s\;250{\mu}s$ 2.0kHz symbol frequency. The measured results of the implemented SSB modem shows a good transfer functional characteristic by spectrum analyzer, almost same bandwidth in pass band and 20dB higher SNR comparing the emu FACTOR and American CLOVER and in the experimental transmitting test, we verified the transmitted data is received correctly in platform.

A Study of FPGA Algorithm for consider the Power Consumption (소모전력을 위한 FPGA 알고리즘에 관한 연구)

  • Youn, Choong-Mo;Kim, Jae-Jin
    • Journal of Digital Contents Society
    • /
    • v.13 no.1
    • /
    • pp.37-41
    • /
    • 2012
  • In this paper, we proposed FPGA algorithm for consider the power consumption. Proposed algorithm generated a feasible cluster by circuit partition considering the CLB condition within FPGA. Separated the feasible cluster reduced power consumption using glitch removal method. Glitch removal appled delay buffer insertion method by signal process within the feasible cluster. Also, removal glitch between the feasible clusters by signal process for circuit. The experiments results show reduction in the power consumption by 7.14% comparing with that of [9].

A improved back-off algorithm using the gaussian model in the vehicular networks (차량 간 통신에서 가우시안 모델을 적용한 개선된 백오프 알고리즘)

  • Oh, Sang-Yeob
    • Journal of Digital Convergence
    • /
    • v.10 no.6
    • /
    • pp.225-230
    • /
    • 2012
  • When a car accident happened, the accident vehicle should broadcast a safe message to its neighbors in multi-hop. However, the pure flooding is difficult to protect a chain-reaction collision because of the frequent collision and the communication delay. To solve this problem, we proposes a back-off algorithm applied to the estimation of the neighbor node count using the t-distribution. And we proposes a MAC protocol preventing the communication delay by separating the neighbor's count collection channel and data channel. As a result, we show the frame reception success rate of our protocol improved more 10% than the previous protocol.